Datenblatt-pdf.com


IR11688S Schematic ( PDF Datasheet ) - Infineon

Teilenummer IR11688S
Beschreibung DUAL SYNCHRONOUS RECTIFICATION CONTROL IC
Hersteller Infineon
Logo Infineon Logo 




Gesamt 27 Seiten
IR11688S Datasheet, Funktion
SMPS IC
SmartrectifierTM
IR11688S
DUAL SYNCHRONOUS RECTIFICATION CONTROL IC
Features
Product Summary
Secondary-side high speed synchronous
rectification controller for resonant half bridge
Topology
LLC Half-bridge
converters
VD
Direct sensing of MOSFET drain voltage up to 200V
Operates up to 400kHz switching frequency
VOUT
200V
Vcc
Programmable Minimum On Time
Anti-bounce logic and UVLO protection
Io+ & I o-
+1A & -4A
Linear turn-off phase to compensate for premature
switch off due to parasitic inductance
Package Options
4A peak turn off drive current
Micropower start-up & ultra-low quiescent current
50ns turn-off propagation delay
Wide Vcc operating range 4.75V to 18V
Cycle by Cycle MOT Protection
Auto low power mode standby mode
Improved noise immunity
Compatible with Energy Star low standby power
8-Pin SOIC
Lead-free
Typical Applications
Desktop SMPS, Server SMPS, AC-DC adapters,
LCD & PDP TV, Telecom SMPS
Ordering Information
Base Part Number
Package Type
IR11688S
SOIC8N
Standard Pack
Form
Quantity
Tape and Reel
2500
Complete Part Number
IR11688STRPBF
1 2016-1-18






IR11688S Datasheet, Funktion
IR11688S
Electrical Characteristics
VCC=12V, TA = 25°C unless otherwise specified. The output voltage and current (VO and IO) parameters are
referenced to GND (pin7).
Supply Section
Parameters
Supply Voltage Operating
Range
VCC Turn On Threshold
VCC Turn Off Threshold
(Under Voltage Lock Out)
VCC Turn On/Off Hysteresis
Operating Current
Symbol
VCC
VCC ON
VCC UVLO
VCC HYST
ICC
Min.
4.75
4.35
4.15
---
---
Quiescent Current
Start-up Current
Quiescent waiting time
IQCC
ICC START
TWAIT
---
---
340
Typ.
4.55
4.35
0.2
13
320
40
570
Max. Units
Remarks
18
4.75
4.55
---
15
500
80
800
V
V
V
V
CLOAD =1nF, fSW = 400kHz,
mA RMOT=50k
No switching at VD pins and after
TWAIT is exceeded, VD=2V,
µA RMOT=50k
µA VCC=VCC ON - 0.1V
µS
Comparator Section
Parameters
Turn-off Threshold
Regulation Threshold
Turn-on Threshold
Hysteresis
Input Bias Current
Input Bias Current
Turn-on Blanking time
Symbol
VTH1
VTHR
VTH2
VHYST
IIBIAS1
IIBIAS2
TBon
Min.
-7
-50
-263
---
-7.5
---
---
Typ.
-4
-40
-230
230
-5
7
150
Max.
0
-30
-197
---
---
10
---
Units
mV
mV
mV
mV
µA
µA
ns
Remarks
VS=0V
10mV hysteresis (-50mV/-40mV)
GBD
VD = -50mV
VD = 200V
GBD
One-Shot Section
Parameters
Blanking pulse duration
Reset Threshold
Reset Delay
Hysteresis
Symbol
tBLANK
VTH3
tBRST
VHYST3
Min.
8
1.06
---
---
Typ.
15
1.18
400
40
Max.
24
1.31
---
---
Units
µs
V
ns
mV GBD
Remarks
Minimum On Time Section
Parameters
Symbol
Minimum on time
TOnmin
Min.
375
0.75
Typ.
500
1
Max.
625
1.25
Units
Remarks
ns RMOT =24kΩ, VCC=5V
µs RMOT =50kΩ, VCC=5V
6 2016-1-18

6 Page









IR11688S pdf, datenblatt
Application Information and Additional Details
State Diagram
POWER ON
Gate Inactive
IR11688S
UVLO/SLEEP MODE
VCC < VCCon
Gate Inactive
ICC max = 200uA
VCC > VCCon,
VDS>VTH3 two edges
NORMAL
Gate Active
Gate PW ≥ MOT
Cycle by Cycle MOT Check Enabled
VCC < VCCuvlo
or
No VD edge > Twait
VDS>VTH1 @ MOT
VDS<VTH1 @ MOT
MOT PROTECTION MODE
Gate Output Disabled
UVLO/SLEEP Mode
The IC remains in the UVLO/SLEEP condition until the voltage at the VCC pin first exceeds the VCC turn on
threshold voltage, VCC ON. While in the UVLO/SLEEP state, the gate drive outputs are inactive and only a very small
quiescent current of ICC START is drawn. UVLO mode is accessible from any other state of operation whenever the IC
supply voltage condition of Vcc < VCC UVLO occurs. If during normal operation, the drain inputs remain inactive such
that no edges are detected for a period longer than TWAIT the IC enters SLEEP mode. It remains in a low power
state until woken up by a voltage transition at either VD input.
Normal Mode
The IC enters into normal operating mode when the VCC ON threshold has been exceeded. On entering Normal
Mode from the UVLO Mode the GATE outputs remain disabled until VDS transitions above VTH3 two times. This
ensures that the GATE output cannot be enabled in the middle of a switching cycle since this can cause undesired
reverse conduction. The cycle by cycle minimum on time (MOT) protection circuit also becomes activated to
prevent reverse currents occurring when conduction time is short, which may also happen during system power up
and down. The gate drives will continuously drive the MOSFETs after this startup sequence is completed.
MOT Protection Mode
If secondary current conduction time in either rectifier circuit branch is shorter than the set MOT, the subsequent
gate driver output pulse is skipped. This function avoids reverse current from occurring when the system is
switching at very low duty-cycles under very light or zero load conditions. The cycle by cycle MOT check circuit
always remains active in Normal Mode and MOT Protection Mode so that the IC will automatically resume normal
operation only after the load increases to a level where the secondary current conduction time exceeds MOT.
System standby power consumption is significantly reduced in this mode while the gate outputs are inactive.
12 2016-1-18

12 Page





SeitenGesamt 27 Seiten
PDF Download[ IR11688S Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
IR11688SDUAL SYNCHRONOUS RECTIFICATION CONTROL ICInfineon
Infineon

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche