Datenblatt-pdf.com


LR24C128 Schematic ( PDF Datasheet ) - LRC

Teilenummer LR24C128
Beschreibung Two-wire Serial EEPROM
Hersteller LRC
Logo LRC Logo 




Gesamt 14 Seiten
LR24C128 Datasheet, Funktion
LESHAN RADIO COMPANY, LTD.
128K bits (16,384 X 8) / 256K bits (32,768 X 8) Two-wire Serial EEPROM
Two-wire Serial EEPROM
LR 24C128/LR 24C256
Features
Two-wire Serial Interface
VCC = 1.8V to 5.5V
Bi-directional Data Transfer Protocol
Internally Organized
LR24C128, 16,384 X 8 (128K bits)
LR24C256, 32,768 X 8 (256K bits)
400 kHz (1.8V, 2.7V, 5V) Compatibility
64-byte Page (128K/256K) Write Modes
Partial Page Writes Allowed
Self-timed Write Cycle (5 ms max)
High-reliability
1 Million Write Cycles guaranteed
Data Retention > 100 Years
Operating Temperature: -40 to +85
8-lead PDIP, 8-lead SOP and 8-lead TSSOP Packages
Pin Configuration
Ordering Infomation
LR24Cxxx: PDIP8
LR24CxxxD: SOP8
LR24CxxxT: TSSOP8
Description
LR24C128/LR24C256 provides 131,072/262,144 bits of serial electrically erasable and
programmable read-only memory (EEPROM) organized as 16,384/32,768 words of 8 bits each.
The device is optimized for use in many industrial and commercial applications where
low-power and low-voltage operations are essential. The LR24C128/LR24C256 is available in
space-saving 8-lead PDIP, 8-lead SOP, and 8-lead TSSOP packages and is accessed via a
two-wire serial interface.
1






LR24C128 Datasheet, Funktion
LESHAN RADIO COMPANY, LTD.
CURRENT ADDRESS READ: The internal data word address counter maintains the last address
accessed during the last read or write operation, incremented by one. This address stays valid between
operations as long as the chip power is maintained. The address “roll over” during read is from the last
byte of the last memory page to the first byte of the first page. The address “roll over” during write is from
the last byte of the current page to the first byte of the same page.
Once the device address with the read/write select bit set to “1” is clocked in and acknowledged by the
EEPROM, the current address data word is serially clocked out. The microcontroller does not respond
with an input “0” but does generate a following stop condition (see
Figure 7).
RANDOM READ: A random read requires a “dummy” byte write sequence to load in the data word
address. Once the device address word and data word address are clocked in and acknowledged by the
EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a
current address read by sending a device address with the read/write select bit high. The EEPROM
acknowledges the device address and serially clocks out the data word. The microcontroller does not
respond with a “0” but does generate a following stop condition (see Figure 9).
SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random
address read. After the microcontroller receives a data word, it responds with an acknowledge. As long
as the EEPROM receives an acknowledge, it will continue to increment the data word address and
serially clock out sequential data words. When the memory address limit is reached, the data word
address will “roll over” and the sequential read will continue. The sequential read operation is
terminated when the microcontroller does not respond with a “0” but does generate a following stop
condition (see
Figure 10)
Figure 4. Device Address
Figure 5. Byte Write
Figure 6. Page Write
6

6 Page









LR24C128 pdf, datenblatt
Package Information
PDIP Outline Dimensions
LESHAN RADIO COMPANY, LTD.
Note:
1. This drawing is for general information only; refer to JEDEC Drawing MS-001,
Variation BA for additional information.
2. Dimensions A and L are measured with the package seated in JEDEC seating
plane Gauge GS-3.
3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or
protrusions shall not exceed 0.010 inch.
4. E and eA measured with the leads constrained to be perpendicular to datum.
5. Pointed or rounded lead tips are preferred to ease insertion.
6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar
protrusions shall not exceed 0.010 (0.25 mm).
12

12 Page





SeitenGesamt 14 Seiten
PDF Download[ LR24C128 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
LR24C128Two-wire Serial EEPROMLRC
LRC

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche