Datenblatt-pdf.com


AP0101 Schematic ( PDF Datasheet ) - Aptina

Teilenummer AP0101
Beschreibung High-Dynamic Range (HDR) Image Signal Processor
Hersteller Aptina
Logo Aptina Logo 




Gesamt 23 Seiten
AP0101 Datasheet, Funktion
Aptina Confidential and Proprietary
Preview
AP0101 HDR: Image Signal Processor (ISP)
Features
AP0101 High-Dynamic Range (HDR) Image Signal
Processor (ISP)
AP0101 Data Sheet
For the latest product data sheet revision, refer to Aptina’s Web site:www.aptina.com
Features
• Up to 1.2Mp (1280x960) Aptina sensor support
• 45 fps at 1.2Mp, 60 fps at 720p
• Optimized for operation with HDR sensors.
• Color and gamma correction
• Auto exposure, auto white balance, 50/60 Hz flicker
avoidance
• Adaptive Local Tone Mapping (ALTM)
• Test Pattern Generator
• Two-wire serial programming interface (Slave)
• Interface to low-cost Flash or EPROM through SPI
bus (to config and load patches etc)
• High-level host command interface
• Standalone operation supported
• Up to 5 GPIO
• Fail-safe IO
• Multi-Camera synchronization support
Applications
• Surround, rear and front view cameras
• Blind spot / side mirror replacement cameras
• Automotive viewing/processing fusion cameras
• SMPTE296 HDcctv cameras
• Surveillance network IP cameras
Ordering Information
Table 1:
Available Part Numbers
Part Number
AP0101PGAD –AS
Description
6.5mm VFBGA Package Part
Table 2:
Key Performance Parameters
Parameter
Primary camera interface
Primary camera input
format
Output interface
Output format
Maximum resolution
Maximum frame rate
Maximum output clock
frequency
Supply
VDDIO_S
voltage
VDDIO_H
VDD_REG
VCC
Operating temp.
Power consumption
Value
Parallel
RAW12 Linear/Companded
Up to 20-bit Parallel
YUV422 8-bit,10-bit, and
SMPTE296M
10-,12-bit tonemapped Bayer
1280x960 (1.2Mp)
45 fps at 1.2Mp, 60 fps at 720p
Parallel clock up to 74.25 Mhz
1.8 or 2.8V nominal
2.5 or 3.3V nominal
1.8V nominal
2.5 or 3.3V nominal
–40°C to +105°C
140 mW
PDF: 6024877274 / Source: 4279138629
AP0101_DS - Rev. A Pub. 6/11 EN
1 Aptina reserves the right to change products or specifications without notice.
©2011 Aptina Imaging Corporation All rights reserved.






AP0101 Datasheet, Funktion
Aptina Confidential and Proprietary
Preview
AP0101 HDR: Image Signal Processor (ISP)
System Interfaces
Figure 2:
Typical Configuration
S
ensor
powe
rIO(R
1.8V
egulato
IP)
r
1.2V (R egulator OP)
Power up Core and OTP Host IO
PLL Power power
RPULL-UP2
VDDIO _S
M_S CLK
M_S DATA
EXTCLK_OUT
RESET_BAR_OUT
F V _IN
LV_IN
PIXCLK _IN
DIN [11:0]
TRIGGER_OUT
VDD _REG FB _SENSE LDO_O P VDD _PLL VDD VCC VDDIO _H
S CLK
RESET_BAR3
S DATA
S ADDR
FRAME_SYNC
EXTCLK
XTAL
G ND_REG
GND
FV_OUT
LV_OUT
PIXCLK_OUT
DOUT [15:0]
S P I_CS_BAR
SPI_CLK
SPI_SDO
SPI_SDI
GPIO_1
GPIO_2
GPIO_3
GPIO_4
GPIO_5
TRST_BAR5
RPULL-UP2
VDDIO_S VDD_REG4 LDO_OP4
VCC VDDIO_H
Note:
1. This typical configuration shows only one scenario out of multiple possible variations for this sensor.
2. Aptina recommends a 1.5kΩ resistor value for the two-wire serial interface RPULL-UP; however, greater
values may be used for slower transmission speed.
3. RESET_BAR has an internal pull-up resistor and can be left floating if not used.
4. The decoupling capacitors for the regulator input and output should have a value of 1.0uF. The capaci-
tors should be ceramic and need to have X5R or X7R dielectric..
5. TRST_BAR connects to GND for normal operation.
6. Aptina recommends that 0.1μF and 1μF decoupling capacitors for each power supply are mounted as
close as possible to the pin. Actual values and numbers may vary depending on layout and design con-
sideration
PDF: 6024877274 / Source: 4279138629
AP0101_DS - Rev. A Pub. 6/11 EN
6 Aptina reserves the right to change products or specifications without notice.
©2011 Aptina Imaging Corporation. All rights reserved.

6 Page









AP0101 pdf, datenblatt
Aptina Confidential and Proprietary
Preview
AP0101 HDR: Image Signal Processor (ISP)
Camera Control and Auto Functions
Camera Control and Auto Functions
Auto Exposure
The auto exposure algorithm optimizing scene exposure to minimize clipping and satu-
ration in critical area of the image. This is achieved by controlling exposure time and
analog gains of the sensor core as well as digital gains applied to the image.
Auto exposure is implemented by a firmware driver that analyzes image statistics
collected by the exposure measurement engine, makes a decision, and programs the
sensor and color pipeline to achieve the desired exposure. The measurement engine
subdivides the image into 25 windows organized as a 5 x 5 grid.
Figure 5:
5 x 5 Grid
AE Track Driver
Other algorithm features include the rejection of fast fluctuations in illumination (time
averaging), control of speed of response, and control of the sensitivity to small changes.
While the default settings are adequate in most situations, the user can program target
brightness, measurement window, and other parameters described above.
The driver changes AE parameters (integration time, gains, and so on) to drive scene
brightness to the programmable target.
To avoid unwanted reaction of AE on small fluctuations of scene brightness or momen-
tary scene changes, the AE track driver uses a temporal filter for luma and a threshold
around the AE luma target. The driver changes AE parameters only if the filtered luma is
larger than the AE target step and pushes the luma beyond the threshold.
PDF: 6024877274 / Source: 4279138629
AP0101_DS - Rev. A Pub. 6/11 EN
12
Aptina reserves the right to change products or specifications without notice.
©2011 Aptina Imaging Corporation. All rights reserved.

12 Page





SeitenGesamt 23 Seiten
PDF Download[ AP0101 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
AP0100CSHigh-Dynamic Range (HDR) Image Signal ProcessorAptina
Aptina
AP0100CSHigh-Dynamic Range (HDR) Image Signal ProcessorON Semiconductor
ON Semiconductor
AP0101High-Dynamic Range (HDR) Image Signal ProcessorAptina
Aptina
AP0101CSHigh-Dynamic Range (HDR) Image Signal ProcessorON Semiconductor
ON Semiconductor
AP0103GMT-HFN-CHANNEL ENHANCEMENT MODE POWER MOSFETAdvanced Power Electronics
Advanced Power Electronics

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche