Datenblatt-pdf.com


PL502-30 Schematic ( PDF Datasheet ) - Micrel

Teilenummer PL502-30
Beschreibung 750kHz - 800MHz Low Phase Noise VCXO
Hersteller Micrel
Logo Micrel Logo 




Gesamt 8 Seiten
PL502-30 Datasheet, Funktion
PL502-30
750kHz 800MHz Low Phase Noise VCXO (for 12 to 25MHz Crystals)
FE AT UR E S
750kHz to 800MHz output range
Low phase noise output
-127dBc/Hz for 155.52MHz @ 10kHz offset
-115dBc/Hz for 622.08MHz @ 10kHz offset
Selectable LVCMOS, LVPECL or LVDS output
Selectable High Drive or Standard Drive LVCMOS
12MHz to 25MHz crystal input
No external load capacitor or varicap required
Output Enable selector
Wide pull range (±200ppm)
3.3V operation
Available in Die form (65 mil x 62 mil)
DIE CONFIGURATION
65 mil
(1550,1475)
25 24 23 22 21 20 19 18 17 GNDBUF
XIN 26
XOUT 27
Die ID:
B3535-43
16 LVCMOS
15 LVDSB
SEL3^ 28
14 LVPECLB
SEL2^ 29
13 VDDBUF
12 VDDBUF
OE_CTRL 30
C502
11 LVPECL
10 LVDS
VCON 31
9 OE_SEL^
12345 6 78
DESCRIPTION
The PL502-30 is a monolithic low jitter and low
phase noise VCXO IC with LVCMOS, LVDS and
LVPECL output capabilities, covering the 750kHz to
800MHz output range. It allows the control of the
output frequency with an input voltage (VCON),
using a low cost 12MHz to 25MHz crystal.
This one IC can be used to produce a VCXO with
output frequencies ranging from FXIN / 16 to FXIN x 32
thanks to the four frequency selector pads. This
makes the PL502-30 ideal as a universal die for
applications ranging from ADSL to SONET.
Y
X
(0,0)
Note: ^ denotes internal pull up
OUTPUT SELECTION AND ENABLE
OUTSEL1 OUTSEL0
(Pad #18) (Pad #25)
Selected Output
0 0 High Drive LVCMOS
0 1 Standard Drive LVCMOS
1 0 LVPECL
1 1 LVDS
DIE SPECIFICATIONS
Name
Value
Size
Reverse side
Pad dimensions
Thickness
62 x 65 mil
GND
80 micron x 80 micron
8 mil
OE_SELECT OE_CTRL
(Pad #9)
(Pad #30)
State
0
0 (Default)
Output enabled
1 Tri-state
1 (Default)
0
1 (Default)
Tri-state
Output enabled
Pad #9: Bond to GND to set to “0”, bond to VDD to set to “1”
Pad #30: Logical states defined by PECL levels if OE_SELECT is “0”
Logical states defined by CMOS levels if OE_SELECT is “1”
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 5/16/11 Page 1






PL502-30 Datasheet, Funktion
PL502-30
750kHz 800MHz Low Phase Noise VCXO (for 12 to 25MHz Crystals)
10. LVPECL Electrical Characteristics
PARAMETERS
SYMBOL
CONDITIONS
MIN.
MAX.
UNITS
Output High Voltage
Output Low Voltage
VOH
RL = 50 Ω to (VDD 2V)
VDD 1.025
V
VOL (see figure)
VDD 1.620
V
11. LVPECL Switching Characteristics
PARAMETERS
SYMBOL
CONDITIONS
Clock Rise Time
Clock Fall Time
tr @20/80% - LVPECL
tf @80/20% - LVPECL
MIN. TYP.
0.6
0.5
MAX.
1.5
1.5
UNITS
ns
ns
LVPECL Levels Test Circuit
OUT
VDD
502.0V
LVPECL Output Skew
OUT
50%
OUT
50
OUT
80%
50%
20%
OUT
tR
OUT
tSKEW
LVPECL Transistion Time Waveform
DUTY CYCLE
45 - 55%
55 - 45%
tF
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 5/16/11 Page 6

6 Page







SeitenGesamt 8 Seiten
PDF Download[ PL502-30 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
PL502-30750kHz - 800MHz Low Phase Noise VCXOMicrel
Micrel
PL502-35750kHz - 800MHz Low Phase Noise Multiplier VCXOMicrel
Micrel
PL502-37750kHz - 800MHz Low Phase Noise Multiplier VCXOMicrel
Micrel
PL502-38750kHz - 800MHz Low Phase Noise Multiplier VCXOMicrel
Micrel
PL502-39750kHz - 800MHz Low Phase Noise Multiplier VCXOMicrel
Micrel

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche