|
|
Teilenummer | SA9800 |
|
Beschreibung | IEEE 802.11n 2.4GHz Wireless Audio Module | |
Hersteller | SAVITECH | |
Logo | ||
Gesamt 10 Seiten SA9800
IEEE 802.11n 2.4GHz Wireless
Audio Module
With AirPlay function
V1.8
SAVITECH Corporation
The information shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission
2014 SAVITECH Co., Ltd. All right reserved.
I2S Bus
WS clock is the defined sampling rate frequency
SCLK is 32x the sampling rate frequency, which means maximum 16-bit channel
sampling issupported
For MCLK, typically a 256x sampling rate frequency is supported. Following table
shows a sampleclock configuration
Signal Line
Description
SCLK (16-bit)
MCLK (16-bit)
WS (16-bit)
Frequency
Sampling Rate
3.072MHz
96.0kHz
1.536MHz
48.0kHz
1.024MHz
32.0kHz
0.768MHz
24.0kHz
0.512MHz
16.0kHz
0.256MHz
8.0kHz
24.576MHz
96.0kHz
12.288MHz
48.0kHz
8.192MHz
32.0kHz
6.144MHz
24.0kHz
4.096MHz
16.0kHz
2.048MHz
8.0kHz
WS=0 to Left Channel (MONO).
WS=1 to Right Channel.
SDO
Transmits Voice/Audio Data Channel.
Serial data is transmitted in 2’s complement, with MSB first, and
synchronized with the trailing (HIGH to LOW) edge of the clock signal.
SDI Receives Voice/Audio Data Channel.
Serial data is transmitted in 2’s complement, with MSB first, and
synchronized with the trailing (HIGH to LOW) edge of the clock signal.
The information shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission
2014 SAVITECH Co., Ltd. All right reserved.
6 Page | ||
Seiten | Gesamt 10 Seiten | |
PDF Download | [ SA9800 Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
SA9800 | IEEE 802.11n 2.4GHz Wireless Audio Module | SAVITECH |
SA9801 | SINGLE STANDARD VIF-PLL DEMODULATOR AND FM-PLL DETECTOR | Silan Microelectronics |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |