|
|
Teilenummer | AX066B001F |
|
Beschreibung | Display Module | |
Hersteller | IPS Alpha | |
Logo | ||
Gesamt 27 Seiten Global LCD Panel Exchange Center
www.panelook.com
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Note 1) Definition of Viewing Angle
㱢=90°
䋨12 o'clock䋩 Y
㱔=0°
Z
㱔
eye
㱢=180° X'
䋨9 o'clock䋩
㱢
㱢=0°
X䋨3 o'clock䋩
Super-TFT Module
Z'
2) Definition of Contrast Ratio (CR)
CR =
(Luminance at displaying WHITE)
(Luminance at displaying BLACK)
Y' 㱢=270°
䋨6 o'clock䋩
3) Definition of Response Time
Displaying
Data Signal
WHITE
BLACK
ton toff
Optical
%
100
90
Response
( Luminance) 10
0
4䋩 Definition of Brightness Uniformity
10%
90%
(1) (2) (3) 50%
(4) (5) (6)
(7) (8) (9)
10% 50%
90%
䋺measuring points
Display pattern is white (255 level) . The brightness
uniformity is defined as the following equation. Brightness at each
point is measured, and average, maximum and minimum
brightness is calculated.
Buni=
Bmax or Bmin - Bave
㬍100
Bave
where, Bmax = Maximum brightness
Bmin = Minimum brightness
Bave= Average brightness =
9
㰿 (B(k))
k=1
9
5䋩Variation of color position on CIE is defined as difference between colors at ș=0°and
atș䋽50°& ij=0°,90°,180°,270°.
IPS Alpha Technology, Ltd.
Date
Aug.24,2007
Sheet
No.
IPS4PS 2605 - AX066B001F - 1
Page
5-2/2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
6 Page Global LCD Panel Exchange Center
www.panelook.com
5.3 BLOCK DIAGRAM OF INTERFACE
TV set Side
CN1
TFT-LCD Module Side
R0-R7
G0-G7
B0-B7
Hsync
Vsync
DTMG
TxIN
Host
Graphics
Controller
PLL
Rx 0+
Rx 0-
Rx 1+
Rx 1-
Rx 2+
Rx 2-
Rx 3+
Rx 3-
CLK+
CLK-
100㱅
100㱅
100㱅
100㱅
100㱅
RxOUT
R0㵥 R7
G0 㵥 G7
B0㵥 B7
Hsync
Vsync
DTMG
PLL DCLK
Timing
Converter
R0䌾R7
G0䌾G7
B0䌾B7
HSYNC
VSYNC
DTMG
䋺Pixel R Data
䋺Pixel G Data
䋺Pixel B Data
䋺Horizontal synchronization signal
䋺Vertical synchronization signal
䋺Display timing signal
Notes 1) The system must have the transmitter to drive the module.
2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used
differentially.
IPS Alpha Technology, Ltd.
Date
Aug.24,2007
Sheet
No.
IPS4PS 2608 - AX066B001F - 1
Page
8-3/6
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
12 Page | ||
Seiten | Gesamt 27 Seiten | |
PDF Download | [ AX066B001F Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
AX066B001F | Display Module | IPS Alpha |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |