|
|
|
TX48D50VM0BAA Schematic ( PDF Datasheet ) - KOE
| Teilenummer | TX48D50VM0BAA |
|
| Beschreibung | TFT Module | |
| Hersteller | KOE | |
| Logo |  |
|
Gesamt 26 Seiten 
Global LCD Panel Exchange Center
www.panelook.com
FOR MESSRS:
DATE : May 31st ,2012
CUSTOMER’S ACCEPTANCE SPECIFICATIONS
TX48D50VM0BAA
Contents
No. ITEM
1 COVER
2 RECORD OF REVISION
3 GENERAL DATA
4 ABSOLUTE MAXIMUM RATINGS
5 ELECTRICAL CHARACTERISTICS
6 OPTICAL CHARACTERISTICS
7 BLOCK DIAGRAM
8 INTERFACE PIN ASSIGNMENT
9 TIMING CHART
10 OUTLINE DIMENSIONS
11 APPEARANCE STANDARD
12 PRECAUTIONS
13 DESIGNATION OF LOT MARK
SHEET No.
7B64PS 2701-TX48D50VM0BAA-1
7B64PS 2702-TX48D50VM0BAA-1
7B64PS 2703-TX48D50VM0BAA-1
7B64PS 2704-TX48D50VM0BAA-1
7B64PS 2705-TX48D50VM0BAA-1
7B64PS 2706-TX48D50VM0BAA-1
7B64PS 2707-TX48D50VM0BAA-1
7B64PS 2708-TX48D50VM0BAA-1
7B64PS 2709-TX48D50VM0BAA-1
7B64PS 2710-TX48D50VM0BAA-1
7B64PS 2711-TX48D50VM0BAA-1
7B64PS 2712-TX48D50VM0BAA-1
7B64PS 2713-TX48D50VM0BAA-1
PAGE
1-1/1
2-1/1
3-1/2~2/2
4-1/1
5-1/1
6-1/2~2/2
7-1/1
8-1/5~5/5
9-1/4~4/4
10-1/2~2/2
11-1/3~3/3
12-1/2~2/2
13-1/1
ACCEPTED BY:
PROPOSED BY:
KAOHSIUNG OPTO-ELECTRONICS INC.
SHEET
NO.
7B64PS 2701-TX48D50VM0BAA-1
PAGE 1-1/1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
 
Global LCD Panel Exchange Center
www.panelook.com
5. ELECTRICAL CHARACTERISTICS
5.1 LCD CHARACTERISTICS
Ta 25 $C, VSS 0V
Item
Symbol
Min.
Typ.
Max.
Unit Remarks
Power Supply Voltage
VDD 11.4 12.0 12.6
V
-
Input Voltage of Logic
VI -0.3 - 3.6 V Note 1
Power Supply Current
Vsync Frequency
Hsync Frequency
CLK Frequency
IDD - 500 800 mA Note 2
fv 50 60 60 Hz
f H 52.7 63.2 66 KHz
fCLK 51.7 62 69.3 MHz
-
-
-
Note 1: The rating is defined for the signal voltages of the interface such as DTMG, DCLK and RGB
data bus.
Note 2: An all white check pattern is used when measuring IDD. fv is set to 60 Hz.
Note 3: 1.0A fuse is applied in the module for IDD. For display activation and protection purpose, power
supply is recommended larger than 5.0A to start the display and break fuse once any short
circuit occurred.
5.2 BACKLIGHT CHARACTERISTICS
Item
Input Voltage
Input Current
ON/OFF
Control Voltage
ON
OFF
Brightness Control Voltage
PWM dimming signal
Input Voltage
PWM Frequency
Symbol
Vin
Iin
ON/OFF
Vbc
PWM
High
Low
PWMf
Min.
10.8
-
2.5
0
1.0
2.9
0
140
Typ.
12.0
(1.46)
-
-
-
-
-
150
Max.
13.2
-
5.0
0.8
3.6
5.0
0.8
160
Ta 25 $C
Unit Remarks
V-
A-
V B/L=ON
V B/L=OFF
V Note 1,2
V Note 3
V-
Hz -
Note 1: As for Vbc, it is recommendable to use more than 1.0V.
If Vbc is set less than 1.0V in which brightness becomes less than 20% to the maximum,
display image may look unstable since relative change of brightness tends to become large
by the slight drift of Vbc.
Note 2: Brightness rises almost linearly by increaseing the Vbc in less than 3.0V.
However, brightness is saturated when Vbc exceeds 3.0V.
Note 3: Brightness is almost proportional to the on-Duty ratio of PWM signal input.
KAOHSIUNG OPTO-ELECTRONICS INC.
SHEET
NO.
7B64PS 2705-TX48D50VM0BAA-1
PAGE 5-1/1
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
6 Page 
Global LCD Panel Exchange Center
www.panelook.com
8.3 BLOCK DIAGRAM OF INTERFACE
System (PC) side
LVDS Transceiver
TAIN
RA0~RA7
GA0~GA7
BA0~BA7
1)
(Reserved)
(Reserved)
DTMG
RAIN0+
RAIN0–
RAIN1+
RAIN1–
RAIN2+
RAIN2–
RAIN3+
RAIN3–
Host
Graphics
Controller
PLL
ODD pixel
RACLKIN+
RACLKIN–
IPS-Pro module side
LVDS Receiver
RAOUT
RA0~RA7
GA0~GA7
BA0~BA7
Hsync
Vsync
DTMG
PLL
ODD pixel
LVDS Transceiver
TBIN
RB0~RB7
GB0~GB7
BB0~BB7
1)
(Reserved)
(Reserved)
(Reserved)
RBIN0+
RBIN0–
RBIN1+
RBIN1–
RBIN2+
RBIN2–
RBIN3+
RBIN3–
LVDS Receiver
RBOUT
RB0~RB7
GB0~GB7
BB0~BB7
(Reserved)
(Reserved)
(Reserved)
PLL
EVEN pixel
RA0~7, RB0~7烉R data
GA0~7, GB0~7烉G data
BA0~7, RB0~7烉B data
DTMG
烉Display timing data
RBCLKIN+
RBCLKIN–
PLL
EVEN pixel
LCD
Panel
Controller
Receiver: Equivalent of THC63LVDF84B by THine
Notes 1) RSVD (reserved) pins on a transmitter should be connected with Vss.
2) The system must have a LVDS transmitter to drive a module.
Moreover, each channel must have a DTMG signal.
3) The impedance of LVDS cable should be 50 ohms per a signal line or about 100 ohms per
a twist-pair line when it is used differentially.
KAOHSIUNG OPTO-ELECTRONICS INC.
SHEET
NO.
7B64PS 2708-TX48D50VM0BAA-1
PAGE 8-3/5
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
12 Page | ||
| Seiten | Gesamt 26 Seiten | |
| PDF Download | [ TX48D50VM0BAA Schematic.PDF ] | |
Link teilen
Besondere Datenblatt
| Teilenummer | Beschreibung | Hersteller |
| TX48D50VM0BAA | TFT Module | KOE |
| Teilenummer | Beschreibung | Hersteller |
| CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
 Fairchild Semiconductor |
| KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
 KEC |
| www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |