|
|
Número de pieza | CY7C293A | |
Descripción | 2K x 8 Reprogrammable PROM | |
Fabricantes | Cypress Semiconductor | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de CY7C293A (archivo pdf) en la parte inferior de esta página. Total 16 Páginas | ||
No Preview Available ! 92A
CY7C291A
CY7C292A/CY7C293A
2K x 8 Reprogrammable PROM
Features
• Windowed for reprogrammability
• CMOS for optimum speed/power
• High speed
— 20 ns (commercial)
— 25 ns (military)
• Low power
— 660 mW (commercial and military)
• Low standby power
— 220 mW (commercial and military)
• EPROM technology 100% programmable
• Slim 300-mil or standard 600-mil packaging available
• 5V ±10% VCC, commercial and military
• TTL-compatible I/O
• Direct replacement for bipolar PROMs
• Capable of withstanding >2001V static discharge
Functional Description
The CY7C291A, CY7C292A, and CY7C293A are high-perfor-
mance 2K-word by 8-bit CMOS PROMs. They are functionally
identical, but are packaged in 300-mil (7C291A, 7C293A) and
600-mil wide plastic and hermetic DIP packages (7C292A).
The CY7C293A has an automatic power down feature which
reduces the power consumption by over 70% when deselect-
ed. The 300-mil ceramic package may be equipped with an
erasure window; when exposed to UV light the PROM is
erased and can then be reprogrammed. The memory cells uti-
lize proven EPROM floating-gate technology and byte-wide in-
telligent programming algorithms.
The CY7C291A, CY7C292A, and CY7C293A are plug-in re-
placements for bipolar devices and offer the advantages of
lower power, reprogrammability, superior performance and
programming yield. The EPROM cell requires only 12.5V for
the supervoltage and low current requirements allow for gang
programming. The EPROM cells allow for each memory loca-
tion to be tested 100%, as each location is written into, erased,
and repeatedly exercised prior to encapsulation. Each PROM
is also tested for AC performance to guarantee that after cus-
tomer programming the product will meet DC and AC specifi-
cation limits.
A read is accomplished by placing an active LOW signal on
CS1, and active HIGH signals on CS2 and CS3. The contents
of the memory location addressed by the address line (A0 −
A10) will become available on the output lines (O0 − O7).
Logic Block Diagram
A0
A1
A2 ROW
A3 ADDRESS
A4
A5
A6
ADDRESS
DECODER
A7
A8
A9
COLUMN
ADDRESS
A10
PROGRAM-
MABLE
ARRAY
MULTI-
PLEXER
POWER
DOWN
7C293A
CS1
CS2
CS3
Pin Configurations
O7
O6 A7
A6
O5 A5
A4
A3
O4 A2
A1
O3 A0
O0
O1
O2 O2
GND
O1
O0
C291A-1
DIP
Top View
1 24
2 23
3 7C291A 22
4 7C292A 21
5 7C293A 20
6 19
7 18
8 17
9 16
10 15
11 14
12 13
VCC
A8
A9
A10
CS1
CS2
CS3
O7
O6
O5
O4
O3
C291A-2
LCC/PLCC (Opaque Only)
Top View
4 3 2 1 28 27 26
A4 5
A3 6
A2 7
A1 8
7C291A
25 A10
24 CS1
23 CS2
22 CS3
A0 9
NC 10
7C293A
21 NC
20 O7
O0 11
19 O6
12 1314151617 18
C291A-3
Window available on
7C291A and 7C293A
only.
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
March 1986 – Revised May 1993
1 page CY7C291A
CY7C292A/CY7C293A
AC Test Loads and Waveforms[4]
5V
OUTPUT
R1250 Ω
5V
OUTPUT
R1250 Ω
30pF
INCLUDING
JIG AND
SCOPE
R2
167Ω
(a) Normal Load
5 pF
INCLUDING
JIG AND
SCOPE
R2
167Ω
C291A-4
(b) High Z Load
Equivalent to:
THÉVENIN EQUIVALENT
OUTPUT
100Ω
2.0V
C291A-6
VCC
SUPPLY
CURRENT
A0 − A10
ADDRESS
CS2 − CS3
CS1
O0 - O7
tPD
50%
tAA tHZCS
3.0V
GND
< 5 ns
ALL INPUT PULSES
90%
10%
90%
10%
< 5 ns
C291A-5
tPU
50%
tACS
C291A-7
Switching Characteristics Over the Operating Range[3, 4]
7C291A-20
7C292A-20
7C293A-20
7C291A-25
7C292A-25
7C293A-25
7C291AL-25
7C292AL-25
7C293AL-25
Parameter
Description
Min. Max. Min. Max.
tAA
tHZCS1
tACS1
tHZCS2
tACS2
tPU
tPD
Address to Output Valid
20 25
Chip Select Inactive to High Z
15 15
Chip Select Active to Output Valid
15 15
Chip Select Inactive to High Z
(7C293A CS1 Only)[6]
22 27
Chip Select Active to Output Valid
(7C293A CS1 Only)[6]
22 27
Chip Select Active to Power-Up
(7C293A CS1 Only)
0
0
Chip Select Inactive to Power-Down
(7C293A CS1 Only)
22
27
7C291A-35
7C292A-35
7C293A-35
7C291AL-35
7C292AL-35
7C293AL-35
Min. Max.
35
20
20
35
35
0
35
7C291A-50
7C292A-50
7C293A-50
7C291AL-50
7C292AL-50
7C293AL-50
Min. Max.
50
20
20
45
45
0
45
Unit
ns
ns
ns
ns
ns
ns
ns
5
5 Page CY7C291A
CY7C292A/CY7C293A
Ordering Information[9] (Continued)
Speed ICC
(ns) (mA)
Ordering Code
Package
Name
Package Type
30 120 CY7C293A-30DMB
D14 24-Lead (300-Mil) CerDIP
CY7C293A-30LMB
L64 28-Square Leadless Chip Carrier
CY7C293A-30QMB
Q64 28-Pin Windowed Leadless Chip Carrier
CY7C293A-30WMB W14 24-Lead (300-Mil) Windowed CerDIP
35 60 CY7C293AL-35PC
P13 24-Lead (300-Mil) Molded DIP
CY7C293AL-35WC
W14 24-Lead (300-Mil) Windowed CerDIP
90 CY7C293A-35PC
P13 24-Lead (300-Mil) Molded DIP
CY7C293A-35WC
W14 24-Lead (300-Mil) Windowed CerDIP
90 CY7C293A-35DMB
D14 24-Lead (300-Mil) CerDIP
CY7C293A-35LMB
L64 28-Square Leadless Chip Carrier
CY7C293A-35QMB
Q64 28-Pin Windowed Leadless Chip Carrier
CY7C293A-35WMB W14 24-Lead (300-Mil) Windowed CerDIP
50 60 CY7C293AL-50PC
P13 24-Lead (300-Mil) Molded DIP
CY7C293AL-50WC
W14 24-Lead (300-Mil) Windowed CerDIP
90 CY7C293A-50PC
P13 24-Lead (300-Mil) Molded DIP
CY7C293A-50WC
W14 24-Lead (300-Mil) Windowed CerDIP
90 CY7C293A-50DMB
D14 24-Lead (300-Mil) CerDIP
CY7C293A-50LMB
L64 28-Square Leadless Chip Carrier
CY7C293A-50QMB
Q64 28-Pin Windowed Leadless Chip Carrier
CY7C293A-50WMB W14 24-Lead (300-Mil) Windowed CerDIP
Operating
Range
Military
Commercial
Commercial
Military
Commercial
Commercial
Military
11
11 Page |
Páginas | Total 16 Páginas | |
PDF Descargar | [ Datasheet CY7C293A.PDF ] |
Número de pieza | Descripción | Fabricantes |
CY7C293A | 2K x 8 Reprogrammable PROM | Cypress Semiconductor |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |