Datenblatt-pdf.com


LW-ELIS-1024A-1394 Schematic ( PDF Datasheet ) - Imaging Solutions Group

Teilenummer LW-ELIS-1024A-1394
Beschreibung LightWise Camera Series
Hersteller Imaging Solutions Group
Logo Imaging Solutions Group Logo 




Gesamt 23 Seiten
LW-ELIS-1024A-1394 Datasheet, Funktion
LightWise Camera Series
High Performance
Line Scan Module
FireWireTM / 1394a
Smart Digital Imaging Module
Featuring High Quality Linear 1K Sensor
and On-Camera Image Buffer
LW-ELIS-1024A-1394
User’s Guide
Version 2.2
Copyright, 2003, Imaging Solutions Group of NY, Inc., All Rights Reserved
Version 2.2 Subject to change without notice.
1 of 23






LW-ELIS-1024A-1394 Datasheet, Funktion
1.5 Automatic Gain and Offset Correction
The LW-ELIS-1024 provides on-board FPN correction through gain and offset
compensation. The FPGA algorithms in conjunction with an on-board dual 8-bit DAC
perform automatic offset correction and semiautomatic gain corrections. These functions
can be selected and activated by the provided ISG Graphical User Interface (GUI)
software, or can be accessed directly via register programming.
1.6 On-Board Image Buffer
The camera provides on-board image buffering for up to three frames color or nine
frames monochrome 16MB of image data. Combined with the module’s flexible trigger
modes, this image buffer enables capturing a sequence of frames at the maximum frame
rate of the sensor, then transferring the frames at any available 1394 bandwidth.
1.7 Modes of Operation
The LW-ELIS-1024A can be programmed to run in two different modes depending on
the application.
Standard Mode (Default Operation) - In this mode the sensor integration time is
controlled by the amount of time the electronic shutter is active. The integration time is
followed by readout, and then the process is repeated. This allows for very precise control
of integration time, while trading off some sensitivity. A characteristic to note in this
mode is that the dark current profile of each pixel will be different because the pixels near
the end of the array will be read out later in time relative to when the pixel integration
ended. Most applications will not be sensitive to this effect.
Dynamic Pixel Reset (DPR Mode) – In this mode each pixel is reset after read out and
starts integrating immediately. An advantage to this mode is that every pixel is
integrating for the entire line time (minus the one clock cycle for reset). A disadvantage is
that the minimum integration time is driven by the readout time of the sensor (no
electronic shutter). The integration time can be extended by adding a delay between line
readouts (DPR Delay Register). DPR mode is available by setting ISG-defined registers
via the 1394 interface. See table in Section 3.1.2.
Copyright, 2003, Imaging Solutions Group of NY, Inc., All Rights Reserved
Version 2.2 Subject to change without notice.
6 of 23

6 Page









LW-ELIS-1024A-1394 pdf, datenblatt
Trigger Input
Image acquisition
Strobe Output
Trigger Mode C
Trigger Delay
Strobe
Advance
Rerigger Delay
Strobe
Advance
Copyright, 2003, Imaging Solutions Group of NY, Inc., All Rights Reserved
Version 2.2 Subject to change without notice.
12 of 23

12 Page





SeitenGesamt 23 Seiten
PDF Download[ LW-ELIS-1024A-1394 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
LW-ELIS-1024A-1394LightWise Camera SeriesImaging Solutions Group
Imaging Solutions Group

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche