|
|
PDF MAX9281 Data sheet ( Hoja de datos )
| Número de pieza | MAX9281 | |
| Descripción | 3.12Gbps GMSL Serializers | |
| Fabricantes | Maxim Integrated Products | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de MAX9281 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
MAX9277/MAX9281
EVALUATION KIT AVAILABLE
3.12Gbps GMSL Serializers for Coax or
STP Output Drive and LVDS Input
General Description
The MAX9277/MAX9281 are 3.12Gbps Gigabit Multimedia
Serial Link (GMSL) serializers with 3- or 4-data lane LVDS
input (oLDI) and a CML serial output programmable for
50Ω coax or 100Ω shielded twisted pair (STP) cable drive.
The MAX9281 has HDCP content protection but other-
wise is the same as the MAX9277. The serializers pair
with any GMSL deserializer capable of coax input. When
programmed for STP output they are backward compat-
ible with any GMSL deserializer. The output amplitude is
programmable 100mV to 500mV single-ended (coax) or
100mV to 400mV differential (STP).
The audio channel supports L-PCM I2S stereo and up to
eight channels of L-PCM in TDM mode. Sample rates of
32kHz to 192kHz are supported with sample depth up to
32 bits.
The embedded control channel operates at 9.6kbps to
1Mbps in UART-UART and UART-I2C modes, and up to
1Mbps in I2C-I2C mode. Using the control channel, a µC
can program serializer, deserializer and peripheral device
registers at any time, independent of video timing, and
manage HDCP operation (MAX9281). A GPO output sup-
ports touch-screen controller interrupt requests from the
remote end of the link.
For use with longer cables, the serializers have program-
mable pre/deemphasis. Programmable spread spectrum
is available on the serial output. The serial output meets
ISO 10605 and IEC61000-4-2 ESD standards. The core
supply is 1.7 to 1.9V and the I/O supply is 1.7 to 3.6V. The
package is a lead-free, 48-pin, 7mm x 7mm TQFN with
exposed pad and 0.5mm lead pitch.
Applications
● High-Resolution Automotive Navigation
● Rear-Seat Infotainment
● Megapixel Camera Systems
Ordering Information appears at end of data sheet.
Features and Benefits
●● Ideal for High-Definition Video Applications
• Drives Low-Cost 50Ω Coax Cable and FAKRA
Connectors or 100Ω STP
• 104MHz High-Bandwidth Mode Supports
1920x720p/60Hz Display With 24-Bit Color
• Serializer Pre/Deemphasis Allows 15m Cable at
Full Speed
• Up to 192kHz Sample Rate and 32-Bit Sample
Depth For 7.1 Channel HD Audio
●● Multiple Data Rates for System Flexibility
• Up to 3.12Gbps Serial-Bit Rate
• 6.25MHz to 104MHz Pixel Clock
• 9.6kbps to 1Mbps Control Channel in UART,
mixed UART/I2C, or I2C Mode with Clock Stretch
Capability
●● Reduces EMI and Shielding Requirements
• Serial Output Programmable for 100mV to 500mV
Single-Ended or 100mV to 400mV Differential
• Programmable Spread Spectrum Reduces EMI
• Bypassable Input PLL for Pixel Clock Jitter
Attenuation
• Tracks Spread Spectrum on Input
• High-Immunity Mode for Maximum Control-
Channel Noise Rejection
●● Peripheral Features for System Power-Up and
Verification
• Built-In PRBS Generator for BER Testing of the
Serial Link
• Programmable Choice of 9 Default Device
Addresses
• Dedicated “Up/Down” GPO for Touch-Screen
Interrupt and Other Uses
• Remote/Local Wake-Up from Sleep Mode
●● Meets Rigorous Automotive and Industrial
Requirements
• -40ºC to +105ºC Operating Temperature
• 8kV Contact and 15kV Air ISO 10605 and
IEC 61000-4-2 ESD Protection
19-6764; Rev 2; 7/15
1 page  
MAX9277/MAX9281
3.12Gbps GMSL Serializers for Coax or
STP Output Drive and LVDS Input
LIST OF FIGURES
Figure 1. Serial-Output Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 2. Output Waveforms at OUT+, OUT- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 3. Single-Ended Output Template . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 4. Line Fault Detector Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 5. Worst-Case Pattern Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 6. I2C Timing Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 7. Differential Output Template . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 8. Input Setup and Hold Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 9. LVDS Receiver Input Skew Margin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 10. GPI-to-GPO Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 11. Serializer Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 12. Link Startup Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 13. Power-Up Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 14. Input I2S Timing Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 15. LVDS Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 16. LVDS Clock and Bit Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 17. 3-Channel Mode Serial Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 18. 4-Channel Mode Serial Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 19. High-Bandwidth Mode Serial Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 20. Audio Channel Input Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 21. 8-Channel TDM (24-Bit Samples, Padded with Zeros) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 22. 6-Channel TDM (24-Bit Samples, No Padding) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 23. Stereo I2S (24-Bit Samples, Padded with Zeros) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 24. Stereo I2S (16-Bit Samples, No Padding) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 25. GMSL UART Protocol for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 26. GMSL UART Data Format for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Figure 27. Sync Byte (0x79) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Figure 28. ACK Byte (0xC3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Figure 29. Format Conversion between GMSL UART and I2C with Register Address (I2CMETHOD = 0) . . . . . . . . . 39
Figure 30. Format Conversion between GMSL UART and I2C with Register Address (I2CMETHOD = 1) . . . . . . . . . 39
www.maximintegrated.com
Maxim Integrated │ 5
5 Page 
MAX9277/MAX9281
3.12Gbps GMSL Serializers for Coax or
STP Output Drive and LVDS Input
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, VLVDSVDD = 3.0V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +105°C,
unless otherwise noted. Differential input voltage |VID| = 0.1V to 1.2V, input common-mode voltage VCM = |VID/2| to 2.4V - |VID /2|.
Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, VLVDSVDD = 3.3V, TA = +25°C.) (Note 3)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX UNITS
Sleep Mode Supply Current
ICCS
Single wake-up receiver enabled,
LVDS inputs not driven
42 170 µA
Power-Down Supply Current
ESD PROTECTION
ICCZ
PWDN = GND
6 120 µA
OUT+, OUT- (Note 6)
RXIN_, RXCLKIN_ (Note 7)
All Other Pins (Note 8)
VESD
VESD
VESD
Human body model, RD = 1.5kΩ,
CS = 100pF
IEC 61000-4-2,
RD = 330Ω,
CS = 150pF
ISO 10605,
RD = 2kΩ,
CS = 330pF
Contact discharge
Air discharge
Contact discharge
Air discharge
Human body model, RD = 1.5kΩ,
CS = 100pF
IEC 61000-4-2,
RD = 330Ω,
CS = 150pF
Contact discharge
Air discharge
ISO 10605,
RD = 2kΩ,
CS = 330pF
Contact discharge
Air discharge
Human body model, RD = 1.5kΩ,
CS = 100pF
±8
±10
±12
±10
±25
±8
±6
±20
±8
±30
±4
kV
kV
kV
AC Electrical Characteristics
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, VLVDSVDD = 3.0V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +105°C,
unless otherwise noted. Differential input voltage |VID| = 0.1V to 1.2V, input common-mode voltage VCM = |VID/2| to 2.4V - |VID/2|.
Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, VLVDSVDD = 3.3V, TA = +25°C.) (Note 3)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX UNITS
CLOCK INPUT (RXCLKIN)
BWS = low, DRS = ‘1’
8.33 16.66
BWS = low, DRS = ‘0’
16.66
104
Clock Frequency
BWS = mid, DRS = ‘1’
fRXCLKIN_ BWS = mid, DRS = ‘0’
18.33
36.66
36.66
104
MHz
BWS = high, DRS = ‘1’
6.25 12.5
BWS = high, DRS = ‘0’
12.5 78
I2C/UART PORT TIMING
I2C/UART Bit Rate
9.6
1000
kbps
Output Rise Time
tR
30% to 70%, CL = 10pF to 100pF,
1kΩ pullup to IOVDD
20
150 ns
Output Fall Time
tF
70% to 30%, CL = 10pF to 100pF,
1kΩ pullup to IOVDD
20
150 ns
www.maximintegrated.com
Maxim Integrated │ 11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet MAX9281.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| MAX9280 | 3.12Gbps GMSL Deserializers | Maxim Integrated Products |
| MAX9281 | 3.12Gbps GMSL Serializers | Maxim Integrated Products |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |