Datenblatt-pdf.com


VMMK-2103 Schematic ( PDF Datasheet ) - AVAGO

Teilenummer VMMK-2103
Beschreibung E-pHEMT Amplifier
Hersteller AVAGO
Logo AVAGO Logo 




Gesamt 12 Seiten
VMMK-2103 Datasheet, Funktion
VMMK-2103
0.5 to 6 GHz Bypass E-pHEMT LNA in Wafer Level Package
Data Sheet
Description
Avago’s VMMK-2103 is an easy-to-use GaAs MMIC bypass
LNA that offers good noise figure and flat gain from 0.5 to
6 GHz in a miniaturized wafer-level package (WLP). The
bias circuit incorporates a power down feature which is
accessed from the input port. This device contains an in-
tegrated bypass switch which engages when the amplifier
is in shut down mode, resulting in an improvement in
the input compression point while consuming minimal
current.
The input and output are matched to 50 Ω (better than 2:1
SWR) across the entire bandwidth; no external matching
is needed. This amplifier is fabricated with enhancement
E-pHEMT technology and industry leading wafer level
package. The WLP leadless package is small and ultra thin
yet can be handled and placed with standard 0402 pick
and place assembly.
WLP 0402, 1mm x 0.5mm x 0.25 mm
CY
Pin Connections (Top View)
Input
/ Vc
CY
Output
/ Vdd
Features
1 x 0.5 mm Surface Mount Package
Ultrathin (0.25mm)
LNA Bypass function
5V Supply
RoHS6 + Halogen Free
Specifications (at 3GHz, Vd = Vc = 5V, 23mA Typ.)
Noise Figure: 2.1dB typical
Loss in Bypass Mode: 2.3dB
Associated Gain: 14dB
Input IP3 in Gain Mode: +8dBm
Input IP3 in Bypass Mode: +21 dBm
Input P1dB in Gain Mode: 0dBm
Input P1dB in Bypass Mode: +17dBm
Applications
Low Noise and Driver for Cellular/PCS and WCDMA
Base Stations
2.4 GHz, 3.5GHz, 5-6GHz WLAN and WiMax notebook
computer, access point and mobile wireless applications
802.16 & 802.20 BWA systems
WLL and MMDS Transceivers
Radar, radio and ECM Systems
Input
/ Vc
Amp
Output
/ Vdd
Attention: Observe precautions for
handling electrostatic sensitive devices.
ESD Machine Model =50V
ESD Human Body Model =125V
Refer to Avago Application Note A004R:
Electrostatic Discharge, Damage and Control.
Note:
“C” = Device Code
“Y” = Month Code






VMMK-2103 Datasheet, Funktion
VMMK-2103 Typical Performance (continue)
(TA = 25°C, Zin = Zout = 50 unless noted)
5
15
0 10
-5
-10
2345
Freq (GHz)
Figure 13. Input P1dB over Vdd in Gain Mode [1]
Vd=5V, Vc=5V
Vd=3V, Vc=3V
67
5
0
2345
Freq (GHz)
Figure 14. Input IP3 Over Vdd in Gain Mode [1,2]
Vd=5V, Vc=5V
Vd=3V, Vc=3V
67
20
15
10
5
25C Gain
25C Bypass
-40C Gain
-40C Bypass
85CGain
85C Bypass
0
-5
-10
123
Figure 15. Gain over Temp [3]
4
Freq (GHz)
5
6
3
2
1
0
7 12345
Freq (GHz)
Figure 16 Noise Figure over Temp [3]
25C
-40C
85C
67
5 20
15
0
10
-5
25C
-40C
85C
-10
234567
Freq (GHz)
Figure 17. Input P1dB Over Temp in Gain Mode [3]
5
0
12345
Freq (GHz)
Figure 18. Input IP3 Over Temp in Gain Mode [2,3]
Notes:
1. Data taken on a G-S-G probe substrate fully de-embedded to the reference plane of the package
2. Input IP3 data for bypass mode (Vc=0V) taken at Pin=0dBm; for gain mode, Pin=-15dBm
3. Over temp data taken on a test fixture (Figure 20) without de-embedding
6
25C
-40C
85C
67

6 Page









VMMK-2103 pdf, datenblatt
Tape Dimensions
Note: 2
P2
Note: 1
Do Po
B
T
5° (Max)
A
R0.1
A
Ao
P1
5° (Max)
D1
B
Ko
Unit: mm
Symbol
K1
Po
P1
P2
Do
D1
E
F
10Po
W
T
Scale 5:1
A A SECTION
Ao = 0.73±0.05 mm
Bo = 1.26±0.05 mm
Ko
=
0.35
+0.05
+0
mm
USnpite:cm. m
Symbol
4K.10±0.10
4P.o0±0.10
2P.10±0.05
1P.255±0.05
0D.5o±0.05
1D.715±0.10
3E.50±0.05
4F0.0±0.10
81.00P±o0.20
0W.20±0.02
T
Notice:
1. 10 Sprocket hole pitch cumulative tolerance is ±0.1mm.
2.
Spec. 3.
–4.0±0.1045..
PAKCooaorcm&rkieeeBrtaocpsamuomrseeibtadiseofurnrroserhmedalaloaltnbipvelaeannptN12ooel..aotsoctpte1Ponihcro0f0oaetpchn.:cS3kokepm1eecrimtoktnmpechspoitkoadeesnbleeirtoto1ibhmtov0oopene0tloettamrohcespkmuelmaietrbtcetoitovhdhhfetrotcatohtoluseouemmt.gsrpuuhpooelrfaacotptkclhieeovkenteseigpttttotioohohltconehkolreeeoaf tfnm2totp5coepeo0atmcissoskuumpe±rrtfe0s.a nud.c1oreamftasopmctfeort.uchoekefeptcthoahesroirctilieaeorr.n.rier.
4.0±0.10
2.0±0.05
3. Ao & Bo measured on a place 0.3mm above the bottom of the
pocket to top surface of the carrier.
4. Ko measured from a plane on the inside bottom of the pocket to
1.55±0.05
the top surface of the carrier.
0.5±0.05
1.75±0.10
5. Carrier camber shall be not than 1m per 100mm through a length
of 250mm.
3.50±0.05
40.0±0.10
8.0±0.20
0.20±0.02
For product information and a complete list of distributors, please go to our web site: www.avagotech.com
Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries.
Data subject to change. Copyright © 2005-2013 Avago Technologies. All rights reserved.
AV02-2000EN - December 6, 2013

12 Page





SeitenGesamt 12 Seiten
PDF Download[ VMMK-2103 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
VMMK-2103E-pHEMT AmplifierAVAGO
AVAGO

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche