Datenblatt-pdf.com


H57V2582GTR-75J Schematic ( PDF Datasheet ) - Hynix Semiconductor

Teilenummer H57V2582GTR-75J
Beschreibung 256Mb Synchronous DRAM based on 8M x 4Bank x8 I/O
Hersteller Hynix Semiconductor
Logo Hynix Semiconductor Logo 




Gesamt 22 Seiten
H57V2582GTR-75J Datasheet, Funktion
256Mb Synchronous DRAM based on 8M x 4Bank x8 I/O
256M (32Mx8bit) Hynix SDRAM
Memory
Memory Cell Array
- Organized as 4banks of 8,388,608 x 8
This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for
use of circuits described. No patent licenses are implied.
Rev 1.0 / Aug. 2009
1






H57V2582GTR-75J Datasheet, Funktion
111
Synchronous DRAM Memory 256Mbit
H57V2582GTR-xxI Series
54_TSOPII Pin DESCRIPTIONS
SYMBOL
CLK
CKE
CS
BA0, BA1
A0 ~ A12
RAS, CAS, WE
DQM
DQ0 ~ DQ7
VDD / VSS
VDDQ / VSSQ
NC
TYPE
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
I/O
I/O
SUPPLY
SUPPLY
-
DESCRIPTION
Clock :
The system clock input. All other inputs are registered to the SDRAM on the rising edge
of CLK
Clock Enable:
Controls internal clock signal and when deactivated, the SDRAM will be one of the states
among power down, suspend or self refresh
Chip Select:
Enables or disables all inputs except CLK, CKE and DQM
Bank Address:
Selects bank to be activated during RAS activity
Selects bank to be read/written during CAS activity
Row Address: RA0 ~ RA12, Column Address: CA0 ~ CA9
Auto-precharge flag: A10
Command Inputs:
RAS, CAS and WE define the operation
Refer function truth table for details
Data Mask
Data Input / Output:
Multiplexed data input / output pin
Power supply for internal circuits and input buffers
Power supply for output buffers
No connection : These pads should be left unconnected
Rev 1.0 / Aug. 2009
6

6 Page









H57V2582GTR-75J pdf, datenblatt
111
Synchronous DRAM Memory 256Mbit
H57V2582GTR-xxI Series
AC CHARACTERISTICS II (AC operating conditions unless otherwise noted)
Parameter
RAS Cycle Time
RAS to CAS Delay
RAS Active Time
RAS Precharge Time
RAS to RAS Bank Active Delay
CAS to CAS Delay
Write Command to Data-In Delay
Data-in to Precharge Command
Data-In to Active Command
DQM to Data-Out Hi-Z
DQM to Data-In Mask
MRS to New Command
Precharge to Data Output High-Z
Power Down Exit Time
Self Refresh Exit Time
Refresh Time
Symbol
Operation
Auto Refresh
CL = 3
CL = 2
tRC
tRRC
tRCD
tRAS
tRP
tRRD
tCCD
tWTL
tDPL
tDAL
tDQZ
tDQM
tMRD
tPROZ3
tPROZ2
tDPE
tSRE
tREF
166
Min Max
60 -
60 -
15 -
42 100K
15 -
12 -
1-
0-
2-
133
Min Max
63 -
63 -
15 -
42 100K
15 -
15 -
1-
0-
2-
tDPL + tRP
2-2-
0-0-
2-2-
3-3-
- -2-
1-1-
1-1-
- 64 - 64
Unit
ns
ns
ns
ns
ns
ns
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
ms
Note
1
Note: 1. A new command can be given tRC after self refresh exit.
Rev 1.0 / Aug. 2009
12

12 Page





SeitenGesamt 22 Seiten
PDF Download[ H57V2582GTR-75J Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
H57V2582GTR-75C256Mb Synchronous DRAM based on 8M x 4Bank x8 I/OHynix Semiconductor
Hynix Semiconductor
H57V2582GTR-75I256Mb Synchronous DRAM based on 8M x 4Bank x8 I/OHynix Semiconductor
Hynix Semiconductor
H57V2582GTR-75J256Mb Synchronous DRAM based on 8M x 4Bank x8 I/OHynix Semiconductor
Hynix Semiconductor
H57V2582GTR-75L256Mb Synchronous DRAM based on 8M x 4Bank x8 I/OHynix Semiconductor
Hynix Semiconductor

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche