Datenblatt-pdf.com


74HC374 Schematic ( PDF Datasheet ) - ON Semiconductor

Teilenummer 74HC374
Beschreibung Octal 3-State Non-Inverting D Flip-Flop
Hersteller ON Semiconductor
Logo ON Semiconductor Logo 




Gesamt 9 Seiten
74HC374 Datasheet, Funktion
74HC374
Octal 3−State Non−Inverting
D Flip−Flop
HighPerformance SiliconGate CMOS
The 74HC374 is identical in pinout to the LS374. The device inputs
are compatible with standard CMOS outputs; with pullup resistors,
they are compatible with LSTTL outputs.
Data meeting the setup time is clocked to the outputs with the rising
edge of the clock. The Output Enable input does not affect the states of
the flipflops, but when Output Enable is high, the outputs are forced
to the highimpedance state; thus, data may be stored even when the
outputs are not enabled.
The HC374 is identical in function to the HC574A which has the
input pins on the opposite side of the package from the output. This
device is similar in function to the HC534A which has inverting
outputs.
Features
Output Drive Capability: 15 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0 mA
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
ESD Performance: HBM > 2000 V; Machine Model > 200 V
Chip Complexity: 266 FETs or 66.5 Equivalent Gates
This is a PbFree Device
http://onsemi.com
MARKING
DIAGRAM
20
1
20
TSSOP20
DT SUFFIX
CASE 948E
1
HC
374
ALYW G
G
HC374 = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
G = PbFree Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
© Semiconductor Components Industries, LLC, 2007
March, 2007 Rev. 0
1
Publication Order Number:
74HC374/D
http://www.Datasheet4U.com






74HC374 Datasheet, Funktion
74HC374
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎTIMING REQUIREMENTS (CL = 50 pF, Input tr = tf = 6.0 ns)
Guaranteed Limit
Symbol
Parameter
Figure
VCC – 55 to 25_C
v 85_C
(V) Min Max Min Max
v 125_C
Min Max
Unit
tsu Minimum Setup Time, Data to Clock
3 2.0 50 65 75 ns
3.0 40 50 60
4.5 10 13 15
6.0 9
11 13
th Minimum Hold Time, Clock to Data
3 2.0 5.0 5.0 5.0
3.0 5.0 5 0 5.0
4.5 5.0 5.0 5.0
6.0 5.0 5.0 5.0
ns
tw Minimum Pulse Width, Clock
1 2.0 60 75 90 ns
3.0 23 27 32
4.5 12 15 18
6.0 10 13 15
tr, tf Maximum Input Rise and Fall Times
1 2.0
3.0
4.5
6.0
1000
800
500
400
1000
800
500
400
1000
800
500
400
ns
SWITCHING WAVEFORMS
CLOCK
Q
tr
90%
50%
tf
10%
tW
1/fmax
tPLH
90%
50%
10%
tTLH
tPHL
tTHL
Figure 1.
VCC
GND
OUTPUT
ENABLE
Q
Q
50%
tPZL
50%
tPLZ
tPZH tPHZ
50%
Figure 2.
VCC
GND
HIGH
IMPEDANCE
10% VOL
90% VOH
HIGH
IMPEDANCE
DATA
CLOCK
VALID
50%
tsu th
50%
Figure 3.
VCC
GND
VCC
GND
http://onsemi.com
6
http://www.Datasheet4U.com

6 Page







SeitenGesamt 9 Seiten
PDF Download[ 74HC374 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
74HC373Octal D-type transparent latch 3-statePhilips
Philips
74HC373Octal D-type transparent latchNXP Semiconductors
NXP Semiconductors
74HC374Octal D-type flip-flop positive edge-trigger 3-statePhilips
Philips
74HC374Octal 3-State Non-Inverting D Flip-FlopON Semiconductor
ON Semiconductor
74HC374AOctal 3-State Non-Inverting D Flip-FlopMotorola Semiconductors
Motorola Semiconductors

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche