Datenblatt-pdf.com


V103A Schematic ( PDF Datasheet ) - Integrated Device Technology

Teilenummer V103A
Beschreibung TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEO
Hersteller Integrated Device Technology
Logo Integrated Device Technology Logo 




Gesamt 11 Seiten
V103A Datasheet, Funktion
V103A
TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEO
General Description
The V103A LVDS display interface transmitter is
primarily designed to support pixel data transmission
between a video processing engine and a digital video
display. The data rate supports up to SXGA+
resolutions and can be used in Plasma, Rear Projector,
Front Projector, CRT and LCD display applications. It
can also be used in other high-bandwidth parallel data
applications and provides a low EMI interconnect over
a low cost, low bus width cable up to several meters in
length.
The V103A converts 35 bits of CMOS/TTL data,
clocked on the rising or falling edge of an input clock
(selectable), into six LVDS (Low Voltage Differential
Signaling) serial data stream pairs. In video
applications the 35 bits is normally divided into 10 bits
for each R, G and B channel and 5 control bits.
When combined with the V104 LVDS display interface
receiver, the V103A + V104 combination provides a
35-bit wide, 90 MHz transport. The rate of each LVDS
channel is 630 Mbps for a 90MHz data input clock, 945
Mbps for 135MHz.
Features
Pin compatible with THine THC63LVD103
Wide pixel clock range: 8 - 135 MHz
Guaranteed operation over -20 to +85° C ambient
temperature
Supports a wide range of video and graphics modes
including VGA, SVGA, XGA, SXGA, SXGA+, NTSC,
PAL, SDTV, and HDTV up to 1080I or 720P
Internal PLL requires no external loop filter
Selectable rising or falling clock edge for data
alignment
Compatible with Spread Spectrum clock source
Reduced LVDS output voltage swing mode
(selectable) to minimize EMI
CMOS/TTL data inputs can be configured for
reduced input voltage swing
Single 3.3 V supply
Low power consumption CMOS design
Power down mode
64-pin TQFP lead free package
Block Diagram
TA0-6
TB0-6
TC0-6
TD0-6
TE0-6
RS
R/F
/PWDN
7
7
7
7
7
www.DataSheet4U.com
CLKIN
(8 to 135 MHz)
Parallel
to Serial
PLL
TA+
TA-
TB+
TB-
TC+
TC-
TD+
TD-
TE+
TE-
TCLK+
TCLK-
V103A Datasheet
1
11/18/05
Revision 3.2
Integrated Circuit Systems • 525 Race Street, San Jose, CA 95126 • tel (408) 297-1201 • www.icst.com






V103A Datasheet, Funktion
V103A
TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEO
Gray Scale Pattern
CLKIN
Tx 0
Tx 1
Tx 2
Tx 3
Tx 4
Tx 5
Tx 6
x = A, B, C, D, E
Worst Case Pattern
CLKIN
Tx 0
Tx 1
Tx 2
Tx 3
Tx 4
Tx 5
Tx 6
www.DataSheet4U.com x = A, B, C, D, E
V103A Datasheet
6
11/18/05
Revision 3.2
Integrated Circuit Systems • 525 Race Street, San Jose, CA 95126 • tel (408) 297-1201 • www.icst.com

6 Page







SeitenGesamt 11 Seiten
PDF Download[ V103A Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
V103TRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEOIntegrated Device Technology
Integrated Device Technology
V103ATRIPLE 10-BIT LVDS TRANSMITTER FOR VIDEOIntegrated Device Technology
Integrated Device Technology

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche