Datenblatt-pdf.com


STA1102R Schematic ( PDF Datasheet ) - ST Microelectronics

Teilenummer STA1102R
Beschreibung 2 differential-pair channel eSATA signal re-driver
Hersteller ST Microelectronics
Logo ST Microelectronics Logo 




Gesamt 17 Seiten
STA1102R Datasheet, Funktion
STA1102R
3 Gbps, 2 differential-pair channel eSATA signal re-driver
Preliminary data
Features
Supports eSATA data rate of 1.5 Gbps and
3 Gbps
Supports complete eSATA bus of two 2-wire
differential-pair channels
Squelch detector for validity of input differential
signal
Single operating supply (VCC) range of 3.3 V ±
10%
Low power mode
100 Ω CML I/Os
eSATA hot-plug capable
Low capacitance on all channels
1-bit input equalizer regenerates the receiver
attenuated signal
1-bit adjustable pre-emphasis and driver to
drive the transmitter outputs over long PCB
track lengths
Low output skew and jitter
Low ground bounce
Available in QFN20 (4 x 4 mm) package
www.DataSheefto4oUt.pcorimnt with flow-through pinout
-40 °C to 85 °C operating temperature range
QFN20
(4 x 4 mm)
Description
The STA1102R is a serial data signal re-driver. It
integrates two differential-pair channels suitable
for eSATA signals up to a 3 Gbps data rate, in
compliance with the SATA rev 2.6 specification.
An input detector is available at each channel,
which constantly monitors the input signal level for
output squelch functionality. If the detected
differential input is below a defined threshold, the
output is biased to the common mode voltage.
High-speed data paths and the flow-through
pinout minimize internal device jitter and simplify
board layout. The integrated input equalizer
improves signal integrity at the receiver due to
effects from lossy cables. A 1-bit adjustable pre-
emphasis is also integrated to drive the
transmitter outputs over long PCB track lengths.
The device can be set to a low-power mode by
disabling the output current drivers through the
EN pin.
Table 1. Device summary
Order code
STA1102RQTR
Package
QFN20 (4 x 4 mm)
Packing
Tape and reel
October 2009
Doc ID 16470 Rev 1
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to
change without notice.
1/17
www.st.com
17






STA1102R Datasheet, Funktion
Functional description
STA1102R
2.4
2.4.1
2.4.2
Low power modes
There are 2 types of low power modes in the STA1102R: hardware low and auto low power
modes.
Hardware low power mode
The EN input activates a hardware low power mode. There is an internal pull-up resistor to
maintain the EN in the default (HIGH) state. When this low power mode is activated (EN=L),
all input and output buffers and internal bias circuitry are powered off and disabled. Outputs
are driven to HiZ in low power mode. There is a delay associated with entering (max 2 µs)
and exiting (max 20 µs) this hardware low power mode.
Auto low power mode
The auto low power mode is activated when differential voltage at either or both of the
channels is < 50 mV for more than 3 µs. During this low power mode, output of the
associated channel is driven to Vcm and the selective circuit block is disabled to lower power
consumption. The delay associated with exiting the auto low power mode is 50 ns max.
2.5 Squelch detector
A squelch detector is integrated on the input of each of the 2 data paths. The squelch
detector is a high-speed amplitude comparator that is turned on when EN=H. The
differential input signal is monitored by the detector. When the differential input is detected
to be less than or equal to 50 mV, the input signal is considered an invalid signal and is not
passed to the output. When this happens, the corresponding output is biased to VCM. When
the differential input is greater than or equal to 150 mV, the input signal is considered valid
signal and is passed to the output.
The integration of the squelch detector helps the system to prevent responding to noises. As
such, it enables the device to fully support OOB signaling.
www.DataSheet4U.com
6/17 Doc ID 16470 Rev 1

6 Page









STA1102R pdf, datenblatt
Recommended operating conditions
Figure 4. Jitter measurement setup
STA1102R
10” FR4
STA1102R
IN_D1
OUT_D1
OUT_D2
IN_D2
10” FR4
eSATA compliance
measurement point
eSATA compliance
measurement point
www.DataSheet4U.com
12/17
Doc ID 16470 Rev 1

12 Page





SeitenGesamt 17 Seiten
PDF Download[ STA1102R Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
STA1102R2 differential-pair channel eSATA signal re-driverST Microelectronics
ST Microelectronics

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche