|
|
Número de pieza | STA335BWQS | |
Descripción | 2.1-channel high-efficiency digital audio system | |
Fabricantes | STMicroelectronics | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de STA335BWQS (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
No Preview Available ! www.datasheet4u.com
STA335BWQS
2.1-channel high-efficiency digital audio system
with QSound QHD®
Features
! Wide supply voltage range (4.5 V to 24 V)
! 3 power output configurations
– 2 channels of ternary PWM (stereo mode)
(2 x 20 W into 8 Ω at 18 V), (2 x 37 W into
8 Ω at 24 V)
– 3 channels - left, right using binary and LFE
using ternary PWM (2.1 mode) (2 x 9 W +
1 x 20 W into 2 x 4 Ω, 1 x 8 Ω at 18 V)
– 2 channels of ternary PWM (2 x 20 W) +
stereo line-out ternary
! 2.1 channels of 24-bit DDX®
! 100-dB SNR and dynamic range
! Selectable 32 kHz to 192 kHz input sample
rates
! I2C control with selectable device address
! Digital gain/attenuation +48 dB to -80 dB in
0.5-dB steps
! Soft volume update
! Individual channel and master gain/attenuation
! Dual independent limiters/compressors
! Dynamic range compression or anti-clipping
modes
! AutoModes™ settings for:
– 15 preset crossover filters
– 2 preset anti-clipping modes
– Preset night-time listening mode
! Individual channel and master soft and hard
mute
! Independent channel volume and DSP bypass
! Automatic zero-detect mute
PowerSSO-36
slug down
! Automatic invalid input detect mute
! 2-channel I2S input data interface
! Input and output channel mapping
! 4 x 28-bit user programmable biquads (EQ) per
channel
! Bass/treble tone control
! DC blocking selectable high-pass filter
! Selectable de-emphasis
! Sub-channel mix into left and right channels
! Advanced AM interference frequency
switching and noise-suppression modes
! Selectable high or low-bandwidth
noise-shaping topologies
! Variable max power correction for lower
full-power THD
! Selectable clock input ratio
! 96 kHz internal processing sample rate, 24 to
28-bit precision
! Thermal overload and short-circuit protection
! Video application supports 576 x fs input mode
! QSound QHD®
– Field proven stereo soundfield
enhancement technology
– Provides improved audio image width,
separation and depth for stereo signals
– Synthesizes a 3-D stereo soundfield
! PowerSSO-36 slug down package.
Table 1. Device summary
Order code
STA335BWQS
STA335BWQS13TR
Package
PowerSSO-36 slug down
PowerSSO-36 slug down
Packaging
Tube
Tape and reel
May 2008
Rev 2
1/72
www.st.com
1
1 page STA335BWQS
Contents
www.datasheet4u.com
7.10
7.11
7.12
7.13
7.14
7.15
7.16
7.9.6 Output mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Tone control register (addr 0x11) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
7.10.1 Tone control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Dynamics control registers (addr 0x12 to 0x15) . . . . . . . . . . . . . . . . . . . . 50
7.11.1 Limiter 1 attack/release rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
7.11.2 Limiter 1 attack/release threshold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
7.11.3 Limiter 2 attack/release rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
7.11.4 Limiter 2 attack/release threshold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
User-defined coefficient control registers (addr 0x16 to 0x26) . . . . . . . . . 55
7.12.1 Coefficient address register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
7.12.2 Coefficient b1 data register bits 23:16 . . . . . . . . . . . . . . . . . . . . . . . . . . 55
7.12.3 Coefficient b1 data register bits 15:8 . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
7.12.4 Coefficient b1 data register bits 7:0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
7.12.5 Coefficient b2 data register bits 23:16 . . . . . . . . . . . . . . . . . . . . . . . . . . 55
7.12.6 Coefficient b2 data register bits 15:8 . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
7.12.7 Coefficient b2 data register bits 7:0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
7.12.8 Coefficient a1 data register bits 23:16 . . . . . . . . . . . . . . . . . . . . . . . . . . 56
7.12.9 Coefficient a1 data register bits 15:8 . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
7.12.10 Coefficient a1 data register bits 7:0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
7.12.11 Coefficient a2 data register bits 23:16 . . . . . . . . . . . . . . . . . . . . . . . . . . 56
7.12.12 Coefficient a2 data register bits 15:8 . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
7.12.13 Coefficient a2 data register bits 7:0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
7.12.14 Coefficient b0 data register bits 23:16 . . . . . . . . . . . . . . . . . . . . . . . . . . 57
7.12.15 Coefficient b0 data register bits 15:8 . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
7.12.16 Coefficient b0 data register bits 7:0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
7.12.17 Coefficient write/read control register . . . . . . . . . . . . . . . . . . . . . . . . . . 57
7.12.18 User-defined EQ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
7.12.19 Pre-scale . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
7.12.20 Post-scale . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
7.12.21 Over-current post-scale . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Variable max power correction registers (addr 0x27 to 0x28) . . . . . . . . . 62
Variable distortion compensation registers (addr 0x29 to 0x2A) . . . . . . . 62
Fault detect recovery constant registers (addr 0x2B to 0x2C) . . . . . . . . . 62
Device status register (addr 0x2D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
8 Application . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
5/72
5 Page STA335BWQS
1.3 Block diagram
Figure 1. Block diagram
www.datasheet4u.com
I2S
interface
I2C
Volume
control
DDX
Power
control
PLL
Digital signal processing
Description
Protection
current/thermal
Channel
1A
Logic
Channel
1B
Regulators
Bias
Channel
2A
Channel
2B
Power
11/72
11 Page |
Páginas | Total 30 Páginas | |
PDF Descargar | [ Datasheet STA335BWQS.PDF ] |
Número de pieza | Descripción | Fabricantes |
STA335BWQS | 2.1-channel high-efficiency digital audio system | STMicroelectronics |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |