|
|
PDF 54ACT825 Data sheet ( Hoja de datos )
| Número de pieza | 54ACT825 | |
| Descripción | 8-Bit D Flip-Flop | |
| Fabricantes | National Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 54ACT825 (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
|
No Preview Available !
February 1999
www.DataSheet4U.com
54ACT825
8-Bit D Flip-Flop
General Description
The ’ACT825 is an 8-bit buffered register. They have Clock
Enable and Clear features which are ideal for parity bus in-
terfacing in high performance microprogramming systems.
Also included are multiple enables that allow multi-use con-
trol of the interface. The ’ACT825 has noninverting outputs
and is fully compatible with AMD’s Am29825.
Features
n Outputs source/sink 24 mA
n Inputs and outputs are on opposite sides
n ’ACT825 has TTL-compatible inputs
n Standard Microcircuit Drawing (SMD)
— ’ACT825: 5962-91611
Logic Symbols
IEEE/IEC
DS100254-1
Pin Names
D0– D7
O0– O7
OE1, OE2, OE3
EN
CLR
CP
Description
Data Inputs
Data Outputs
Output Enables
Clock Enable
Clear
Clock Input
DS100254-3
FACT™ is a trademark of Fairchild Semiconductor.
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 1999 National Semiconductor Corporation DS100254
www.national.com
1 page  
DC Electrical Characteristics (Continued)
Note 4: ICC limit for 54ACT @ 25˚C is identical to 74ACT @ 25˚C.
AC Electrical Characteristics
Symbol
Parameter
fmax
www.DataSheet4U.com
Maximum Clock
Frequency
tPLH
tPHL
tPHL
tPZH
tPZL
tPHZ
tPLZ
Propagation Delay
CP to On
Propagation Delay
CP to On
Propagation Delay
CLR to On
Output Enable Time
OE to On
Output Enable Time
OE to On
Output Disable Time
OE to On
Output Disable Time
OE to On
Note 5: Voltage Range 5.0 is 5.0V ±0.5V
VCC
(V)
(Note 5)
5.0
5.0
5.0
5.0
5.0
5.0
5.0
5.0
54ACT
TA = −55˚C
to +125˚C
CL = 50 pF
Min Max
95
1.5 11.5
1.5 11.5
1.5 18.0
1.5 11.5
1.5 12.5
1.5 13.5
1.5 13.0
AC Operating Requirements
Symbol
Parameter
ts Setup Time, HIGH or LOW
Dn to CP
th Hold Time, HIGH or LOW
Dn to CP
ts Setup Time, HIGH or LOW
EN to CP
th Hold Time, HIGH or LOW
EN to CP
tw CP Pulse Width
HIGH or LOW
tw CLR Pulse Width, LOW
trec CLR to CP
Recovery Time
Note 6: Voltage Range 5.0 is 5.0V ±0.5V
VCC
(V)
(Note 6)
5.0
5.0
5.0
5.0
5.0
5.0
5.0
54ACT
TA = −55˚C
to +125˚C
CL = 50 pF
Guaranteed
Minimum
4.0
2.5
4.0
2.0
6.0
7.0
4.5
Units
MHz
ns
ns
ns
ns
ns
ns
ns
Units
ns
ns
ns
ns
ns
ns
ns
Fig.
No.
Fig.
No.
5 www.national.com
5 Page | ||
| Páginas | Total 8 Páginas | |
| PDF Descargar | [ Datasheet 54ACT825.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 54ACT821 | 10-Bit D Flip-Flop | National Semiconductor |
| 54ACT821 | 54AC821/54ACT821 10-Bit D Flip-Flop with TRI-STATE Outputs |  Texas Instruments |
| 54ACT823 | 9-Bit D Flip-Flop | National Semiconductor |
| 54ACT823 | 54ACT823 9-Bit D Flip-Flop (Rev. C) | Texas Instruments |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |