|
|
Teilenummer | AZ100LVEL33 |
|
Beschreibung | ECL/PECL / 4 Divider | |
Hersteller | Arizona Microtek | |
Logo | ||
Gesamt 10 Seiten www.DataSheet4U.com
AZ10LVEL33
AZ100LVEL33
ARIZONA MICROTEK, INC.
ECL/PECL ÷4 Divider
FEATURES
PACKAGE AVAILABILITY
• Green / RoHS Compliant /
Lead (Pb) Free package available
• Operating Range of 3.0V to 5.5V
PACKAGE
MLP 8 (2x2) Green
/ RoHS Compliant /
Lead (Pb) Free
PART NUMBER
AZ100LVEL33NG
MARKING
C3G
<Date Code>
NOTES
1,2
• 470ps Propagation Delay
• 4.0GHz Toggle Frequency
MLP 16 (3x3)
• Internal Input Pulldown Resistors
• Direct Replacement for ON Semiconductor SOIC 8
MC10EL33, MC100EL33,
and MC100LVEL33
SOIC 8
• Transistor Count = 91 Devices
• IBIS Model Files Available on Arizona
TSSOP 8
AZ10/100LVEL33L
AZ10LVEL33D
AZ100LVEL33D
AZ10LVEL33T
AZM
L33
<Date Code>
AZM10
LVEL33
AZM100
LVEL33
AZT
LV33
1,2
1,2,3
1,2,3
1,2,3
Microtek Web Site
TSSOP 8
AZ100LVEL33T
AZH
LV33
1,2,3
1 Add R1 at end of part number for 7 inch (1K parts), R2 for 13 inch (2.5K
parts) Tape & Reel.
2 Date code format: “Y” or “YY” for year followed by “WW” for week.
3 Date code “YWW” or “YYWW” on underside of part.
DESCRIPTION
The AZ10/100LVEL33 is an integrated ÷4 divider. The RESET pin is asynchronous and clears the output (Q
Low, Q¯ High) on the rising edge. Upon power-up, the internal flip-flop will be in a random logic state. RESET
allows for the synchronization of multiple LVEL33’s in a system.
The LVEL33 provides a VBB output for single-end use or a DC bias reference for AC coupling to the device.
For single-ended input applications, the VBB reference should be connected to one side of the CLK/ C¯¯L¯K¯ differential
input pair. The input signal is then fed to the other CLK/ C¯¯L¯K¯ input. The VBB pin can support 1.0mA sink/source
current. When used, the VBB pin should be bypassed to ground via a 0.01μF capacitor.
NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.
PIN DESCRIPTION
PIN
CLK, C¯L¯¯K
RESET
VBB
Q, Q¯
VCC
VEE
FUNCTION
Clock Inputs
Asynchronous Reset
Reference Voltage Output
Data Outputs
Positive Supply
Negative Supply
RESET
CLK
CLK
VBB
LOGIC DIAGRAM
R
Q
÷4
Q
1630 S. STAPLEY DR., SUITE 127 • MESA, ARIZONA 85204 • USA • (480) 962-5881 • FAX (480) 890-2541
www.azmicrotek.com
AZ10LVEL33
AZ100LVEL33
PACKAGE DIAGRAM
SOIC 8
NOTES:
1. DIMENSIONS D AND E DO NOT
INCLUDE MOLD PROTRUSION.
2. MAXIMUM MOLD PROTRUSION
FOR D IS 0.15mm.
3. MAXIMUM MOLD PROTRUSION
FOR E IS 0.25mm.
DIM
A
A1
A2
A3
bp
c
D
E
e
HE
L
Lp
Q
v
w
y
Z
θ
MILLIMETERS
MIN MAX
1.75
0.10 0.25
1.25 1.45
0.25
0.36 0.49
0.19 0.25
4.8 5.0
3.8 4.0
1.27
5.80 6.20
1.05
0.40 1.00
0.60 0.70
0.25
0.25
0.10
0.30 0.70
0O 8O
INCHES
MIN MAX
0.069
0.004 0.010
0.049 0.057
0.01
0.014 0.019
0.0075 0.0100
0.19 0.20
0.15 0.16
0.050
0.228 0.244
0.041
0.016 0.039
0.024 0.028
0.01
0.01
0.004
0.012 0.028
0O 8O
April 2007 * REV - 9
www.azmicrotek.com
6
6 Page | ||
Seiten | Gesamt 10 Seiten | |
PDF Download | [ AZ100LVEL33 Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
AZ100LVEL32 | ECL/PECL / 2 Divider | Arizona Microtek |
AZ100LVEL33 | ECL/PECL / 4 Divider | Arizona Microtek |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |