Datenblatt-pdf.com


AZ10EL16VO Schematic ( PDF Datasheet ) - AZM

Teilenummer AZ10EL16VO
Beschreibung ECL/PECL Oscillator Gain Stage and Buffer
Hersteller AZM
Logo AZM Logo 




Gesamt 18 Seiten
AZ10EL16VO Datasheet, Funktion
www.DataSheet4U.com
AZ10EL16VO
AZ100EL16VO
ARIZONA MICROTEK, INC.
ECL/PECL Oscillator Gain Stage and Buffer with Enable
FEATURES
Green and RoHS Compliant Available
250ps Propagation Delay on Q¯ Output
High Voltage Gain vs. Standard EL16
For Oscillator Applications
Available in 2x2 or 3x3mm MLP Package
75kΩ Enable Pull-Down Resistor
S–Parameter (.s2p) and IBIS Model
Files Available on Arizona Microtek Website
DESCRIPTION
The AZ10/100EL16VO is an oscillator gain stage with a high gain output buffer including an enable. The
QHG/Q¯ HG outputs have a voltage gain several times greater than the Q/Q¯ outputs. An enable input (E¯N¯ ) allows
continuous oscillator operation. When E¯N¯ is LOW or floating (NC), input data is passed to both sets of outputs.
When E¯N¯ is HIGH, the QHG/Q¯ HG outputs will be forced LOW/HIGH respectively, while input data will continue to
be passed to the Q/Q¯ outputs. The E¯N¯ input can be driven with an ECL/PECL signal or a CMOS logic signal.
The input impedance of the D/D¯ inputs remain constant for all operating modes since forcing the outputs via the
E¯N¯ pin does not power-down the chip but only disables the high gain QHG/Q¯ HG outputs.
Input protection diodes are included on the D/D¯ inputs for enhanced ESD protection.
The EL16VO also provides a VBB output that supports 1.5mA sink/source current. When used, the VBB pin
should be bypassed to ground or VCC via a 0.01μF capacitor.
Any used output must have an external pull down resistor. For 3.3V operation, an 180resistor to VEE is
recommended if an AC coupled load is present. At 5.0V, a 330resistor is recommended for the AC load case.
Alternately, a 50load terminated to VCC – 2V or the Thevenin equivalent may be driven directly. Unused outputs
may be left floating (NC).
NOTE: Specifications in ECL/PECL tables are valid when thermal equilibrium is established.
PIN/PAD DESCRIPTION
Q
PIN FUNCTION
Q D/D¯ Data Inputs
Q/Q¯ Data Outputs
D QHG QHG/Q¯ HG Data Outputs w/High Gain
VBB Reference Voltage Output
D
QHG E¯N¯
Enable Input
VCC Positive Supply
EN VEE Negative Supply
VBB
1630 S. STAPLEY DR., SUITE 127 MESA, ARIZONA 85204 USA (480) 962-5881 FAX (480) 890-2541
www.azmicrotek.com






AZ10EL16VO Datasheet, Funktion
AZ10EL16VO
AZ100EL16VO
100K LVPECL DC Characteristics (VEE = GND, VCC = +3.3V)
Symbol
Characteristic
-40°C
0°C
Min Typ Max Min Typ Max Min
VOH Output HIGH Voltage1,2 2215
2420 2275
2420 2275
VOL
Output LOW Voltage1,2
1400
1745 1400
1680 1400
Input HIGH Voltage
VIH
D/D¯ 1 2135
2910 2135
2910 2135
E¯N¯ 21351
VCC 21351
VCC 21351
Input LOW Voltage
VIL
D/D¯ 1 1050
1825 1050
1825 1050
E¯N¯ VEE
18251 VEE
18251 VEE
VBB Reference Voltage1
1910
2050 1910
2050 1910
Input HIGH Current
IIH
D/D¯ 60
60
E¯N¯ 150
150
Input LOW Current
IIL D/D¯ 0.5 0.5 0.5
E¯N¯ 3 -300 -300 -300
IEE Power Supply Current
40 40
1. For supply voltages other that 3.3V, use the ECL table values and ADD supply voltage value.
2. Each output is terminated through a 50Ω resistor to VCC – 2V.
3. Specified with E¯N¯ forced to VEE.
25°C
Typ
Max
2420
1680
2910
VCC
1825
18251
2050
60
150
40
Min
2275
1400
2135
21351
1050
VEE
1910
0.5
-300
85°C
Typ
Max
2420
1680
2910
VCC
1825
18251
2050
60
150
46
Unit
mV
mV
mV
mV
mV
μA
μA
mA
100K PECL DC Characteristics (VEE = GND, VCC = +5.0V)
Symbol
Characteristic
-40°C
0°C
Min Typ Max Min Typ Max Min
VOH Output HIGH Voltage1,2 3915
4120 3975
4120 3975
VOL
Output LOW Voltage1,2
3100
3445 3100
3380 3100
Input HIGH Voltage
VIH
D/D¯ 1 3835
4610 3835
4610 3835
E¯N¯ 38351
VCC 38351
VCC 38351
Input LOW Voltage
VIL D/D¯ 1 2750
E¯N¯ VEE
VBB Reference Voltage1
3610
3525
35251
3750
2750
VEE
3610
3525
35251
3750
2750
VEE
3610
Input HIGH Current
IIH
D/D¯ 60
60
E¯N¯ 150
150
Input LOW Current
IIL D/D¯ 0.5
E¯N¯ 3 -1400
0.5
-1400
0.5
-1400
IEE Power Supply Current
40 40
1. For supply voltages other that 5.0V, use the ECL table values and ADD supply voltage value.
2. Each output is terminated through a 50Ω resistor to VCC – 2V.
3. Specified with E¯N¯ forced to VEE.
25°C
Typ
Max
4120
3380
4610
VCC
3525
35251
3750
60
150
40
Min
3975
3100
3835
38351
2750
VEE
3610
0.5
-1400
85°C
Typ
Max
4120
3380
4610
VCC
3525
35251
3750
60
150
46
Unit
mV
mV
mV
mV
mV
μA
μA
mA
June 2007 * REV - 23
www.azmicrotek.com
6

6 Page









AZ10EL16VO pdf, datenblatt
AZ10EL16VO
AZ100EL16VO
DIE PAD COORDINATES
AZ10/100EL16VO DIE:
EL16VO
A
M
L
B DIE SIZE: 950u X 940u
DIE THICKNESS: 180u
C BOND PAD: 85u X 85u
K
J
I
H
D EF G
Note: Other die thicknesses available. Contact factory for further information.
PAD CENTER COORDINATES
NAME
A
B
C
D
E
F
G
H
I
J
K
L
M
NC = No connect, leave open.
PAD DESIGNATION
D
VBB
¯E¯N¯
VEE
10K
HG
QHG
NC
VCC
VCC
Q
X(Microns)
-342.5
-342.5
-342.5
-342.5
-33.5
126.5
312.5
312.5
312.5
312.5
302.5
142.5
-140.5
Y(Microns)
312.5
144.5
-87.0
-255.0
-312.5
-312.5
-248.5
-98.5
51.5
201.5
342.5
342.5
342.5
June 2007 * REV - 23
www.azmicrotek.com
12

12 Page





SeitenGesamt 18 Seiten
PDF Download[ AZ10EL16VO Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
AZ10EL16VOECL/PECL Oscillator Gain Stage and BufferAZM
AZM

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche