|
|
PDF TSC101 Data sheet ( Hoja de datos )
| Número de pieza | TSC101 | |
| Descripción | High Side Current Sense Amplifier | |
| Fabricantes | ST Microelectronics | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de TSC101 (archivo pdf) en la parte inferior de esta página. Total 18 Páginas | ||
|
No Preview Available !
TSC101
High side current sense amplifier
Features
■ Independent supply and input common-mode
voltages
■ Wide common-mode operating range:
2.8 to 30 V
■ Wide common-mode surviving range:
-0.3 to 60 V (load-dump)
■ Wide supply voltage range: 4 to 24 V
■ Low current consumption: ICC max = 300 µA
■ Internally fixed gain: 20 V/V, 50 V/V or 100 V/V
■ Buffered output
Applications
■ Automotive current monitoring
■ Notebook computers
■ DC motor controls
■ Photovoltaic systems
■ Battery chargers
■ Precision current sources
Description
The TSC101 measures a small differential voltage
on a high-side shunt resistor and translates it into
a ground-referenced output voltage. The gain is
internally fixed.
Wide input common-mode voltage range, low
quiescent current, and tiny SOT23 packaging
enable use in a wide variety of applications.
L
SOT23-5
(Plastic package)
Pin connections
(top view)
Out 1
Gnd 2
Vp 3
5 Vcc
4 Vm
The input common-mode and power supply
voltages are independent. The common-mode
voltage can range from 2.8 to 30 V in operating
conditions and up to 60 V in absolute maximum
rating conditions.
The current consumption below 300 µA and the
wide supply voltage range enable the power
supply to be connected to either side of the
current measurement shunt with minimal error.
March 2011
Doc ID 13313 Rev 3
1/18
www.st.com
18
1 page  
TSC101
Electrical characteristics
Table 6. Output(1)
Symbol
Parameter
Test conditions
Min. Typ. Max. Unit
Av Gain
TSC101A
TSC101B
TSC101C
20
50 V/V
100
ΔAv Gain accuracy
ΔVout/ΔT Output voltage drift vs. T(2)
ΔVout/ΔIout Output stage load regulation
ΔVout Total output voltage accuracy(3)
Tamb = 25°C
Tmin < Tamb < Tmax
Tmin < Tamb < Tmax
-10 mA < Iout <10 mA
Iout sink or source current
Vsense = 50 mV Tamb = 25° C
Tmin < Tamb < Tmax
±2.5
±4.5
%
0.4 mV/°C
3 4 mV/mA
±2.5
%
±4.5
ΔVout Total output voltage accuracy
Vsense = 100 mV Tamb = 25° C
Tmin < Tamb < Tmax
±3.5
%
±5
ΔVout
ΔVout
Isc-sink
Isc-source
Voh
Vol
Total output voltage accuracy
Total output voltage accuracy
Short-circuit sink current
Short-circuit source current
Output stage high-state saturation
voltage
Voh=VCC-Vout
Output stage low-state saturation
voltage
Vsense = 20 mV Tamb = 25° C
Tmin < Tamb < Tmax
Vsense = 10 mV Tamb = 25° C
Tmin < Tamb < Tmax
Out connected to VCC,
Vsense = -1 V
Out connected to Gnd
Vsense = 1 V
Vsense = 1 V
Iout = 1 mA
Vsense = -1 V
Iout = 1 mA
±8
±11
±15
±20
30 60
15 26
0.8 1
50 100
%
%
mA
mA
V
mV
1. Unless otherwise specified, the test conditions are Tamb = 25°C, VCC = 12 V, Vsense = Vp-Vm = 50 mV, Vm = 12 V, no load on
Out.
2. See Output voltage drift versus temperature on page 12 for the definition.
3. Output voltage accuracy is the difference with the expected theoretical output voltage Vout-th = Av*Vsense.
See Output voltage accuracy on page 13 for a more detailed definition.
Doc ID 13313 Rev 3
5/18
5 Page 
TSC101
4 Parameter definitions
Parameter definitions
4.1 Common mode rejection ratio (CMR)
The common-mode rejection ratio (CMR) measures the ability of the current-sensing
amplifier to reject any DC voltage applied on both inputs Vp and Vm. The CMR is referred
back to the input so that its effect can be compared with the applied differential signal. The
CMR is defined by the formula:
CMR = –20 ⋅ log --------Δ----V----o---u---t--------
ΔVicm ⋅ Av
4.2 Supply voltage rejection ratio (SVR)
The supply-voltage rejection ratio (SVR) measures the ability of the current-sensing
amplifier to reject any variation of the supply voltage VCC. The SVR is referred back to the
input so that its effect can be compared with the applied differential signal. The SVR is
defined by the formula:
SVR = –20 ⋅ log -Δ----V---Δ-C---VC----o-⋅--u---t-A----v--
4.3
Gain (Av) and input offset voltage (Vos)
The input offset voltage is defined as the intersection between the linear regression of the
Vout versus Vsense curve with the X-axis (see Figure 20). If Vout1 is the output voltage with
Vsense=Vsense1=50mV and Vout2 is the output voltage with Vsense=Vsense2=5mV, then Vos
can be calculated with the following formula:
Vos
=
Vsense1
–
⎛
⎝
-V----s--e---n---s---e---1----–-----V----s---e--n---s---e---2-
Vout1 – Vout2
⋅
Vou
⎞
t1⎠
The amplification gain Av is defined as the ratio between output voltage and input differential
voltage:
Av = ----V----o---u---t---
Vsense
Doc ID 13313 Rev 3
11/18
11 Page | ||
| Páginas | Total 18 Páginas | |
| PDF Descargar | [ Datasheet TSC101.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| TSC10 | High Voltage NPN Transistor |  Taiwan Semiconductor |
| TSC101 | High Side Current Sense Amplifier | ST Microelectronics |
| TSC102 | High-side current sense amplifier plus signal conditioning amplifier | ST Microelectronics |
| TSC1021 | High-side current sense amplifier |  STMicroelectronics |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |