Datenblatt-pdf.com


54ACT109 Schematic ( PDF Datasheet ) - National Semiconductor

Teilenummer 54ACT109
Beschreibung Dual JK Positive Edge-Triggered Flip-Flop
Hersteller National Semiconductor
Logo National Semiconductor Logo 




Gesamt 8 Seiten
54ACT109 Datasheet, Funktion
www.DataSheet4U.com
August 1998
54AC109 54ACT109
Dual JK Positive Edge-Triggered Flip-Flop
General Description
The ’AC/’ACT109 consists of two high-speed completely in-
dependent transition clocked JK flip-flops. The clocking op-
eration is independent of rise and fall times of the clock
waveform. The JK design allows operation as a D flip-flop
(refer to ’AC/’ACT74 data sheet) by connecting the J and K
inputs together.
Asynchronous Inputs:
LOW input to SD (Set) sets Q to HIGH level
LOW input to CD (Clear) sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on CD and SD makes both Q and Q
HIGH
Features
n ICC reduced by 50%
n Outputs source/sink 24 mA
n ’ACT109 has TTL-compatible inputs
n Standard Military Drawing (SMD)
— ’AC109: 5962-89551
— ’ACT109: 5962-88534
Logic Symbol
IEEE/IEC
DS100267-1
DS100267-2
DS100267-7
Pin Names
J1, J2, K1, K2
CP1, CP2
CD1, CD2
SD1, SD2
Q1, Q2, Q1, Q2
Description
Data Inputs
Clock Pulse Inputs
Direct Clear Inputs
Direct Set Inputs
Outputs
FACT® is a registered trademark of Fairchild Semiconductor Corporation.
© 1998 National Semiconductor Corporation DS100267
www.national.com






54ACT109 Datasheet, Funktion
AC Electrical Characteristics
Symbol
Parameter
fmax Maximum Clock
Frequency
tPLH
tPHL
tPLH
tPHL
Propagation Delay
CPn to Qn or Qn
Propagation Delay
CPn to Qn or Qn
Propagation Delay
CDn or SDn to Qn or Qn
Propagation Delay
CDn or SDn to Qn or Qn
Note 10: Voltage Range 5.0 is 5.0V ±0.5V
AC Operating Requirements
Symbol
Parameter
ts Setup Time, HIGH or LOW
Jn or Kn to CPn
th Hold Time, HIGH or LOW
Jn or Kn to CPn
tw Pulse Width
CPn or CDn or SDn
trec Recovery Time
CDn or SDn to CPn
Note 11: Voltage Range 5.0 is 5.0V ±0.5V
Capacitance
Symbol
CIN
CPD
Parameter
Input Capacitance
Power Dissipation
Capacitance
Typ
4.5
35.0
VCC
(V)
(Note 10)
5.0
5.0
5.0
5.0
5.0
54ACT
TA = −55˚C
to +125˚C
CL = 50 pF
Min Max
85
1.0 14.0
1.0 12.0
1.0 11.5
1.0 12.5
VCC
(V)
(Note 11)
5.0
5.0
5.0
5.0
54ACT
TA = −55˚C
to +125˚C
CL = 50 pF
Guaranteed
Minimum
2.5
2.0
5.0
0.5
Units
pF
pF
Conditions
VCC = OPEN
VCC = 5.0V
Units
MHz
ns
ns
ns
ns
Units
ns
ns
ns
ns
www.national.com
6

6 Page







SeitenGesamt 8 Seiten
PDF Download[ 54ACT109 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
54ACT109Dual JK Positive Edge-Triggered Flip-FlopNational Semiconductor
National Semiconductor

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche