Datenblatt-pdf.com


S71WS064J Schematic ( PDF Datasheet ) - SPANSION

Teilenummer S71WS064J
Beschreibung Stacked Multi-Chip Product (MCP)
Hersteller SPANSION
Logo SPANSION Logo 




Gesamt 30 Seiten
S71WS064J Datasheet, Funktion
www.DataSheet4U.com
S71WS-J Based MCPs
Stacked Multi-Chip Product (MCP)
128/64 Megabit (8M/4M x 16-bit) CMOS 1.8 Volt-only,
Simultaneous Read/Write, Burst Mode Flash Memory
with CosmoRAM
Data Sheet
PRELIMINARY
1RWLFH WR 5HDGHUV 7KLV GRFXPHQW LQGLFDWHV VWDWHV WKH FXUUHQW WHFKQLFDO
VSHFLILFDWLRQV UHJDUGLQJ WKH 6SDQVLRQ SURGXFW V GHVFULEHG KHUHLQ 7KH
3UHOLPLQDU\ VWDWXV RI WKLV GRFXPHQW LQGLFDWHV WKDW D SURGXFW TXDOLILFDWLRQ KDV
EHHQ FRPSOHWHG DQG WKDW LQLWLDO SURGXFWLRQ KDV EHJXQ 'XH WR WKH SKDVHV RI
WKH PDQXIDFWXULQJ SURFHVV WKDW UHTXLUH PDLQWDLQLQJ HIILFLHQF\ DQG TXDOLW\ WKLV
GRFXPHQW PD\ EH UHYLVHG E\ VXEVHTXHQW YHUVLRQV RU PRGLILFDWLRQV GXH WR
FKDQJHV LQ WHFKQLFDO VSHFLILFDWLRQV
Publication Number S71WS-J_04 Revision A Amendment 2 Issue Date August 19, 2005






S71WS064J Datasheet, Funktion
Preliminary
Write Operation Status . . . . . . . . . . . . . . . . . . . . .79
DQ7: Data# Polling ............................................................................................79
)LJXUH  'DWD 3ROOLQJ $OJRULWKP 
DQ6: Toggle Bit I ................................................................................................ 81
)LJXUH  7RJJOH %LW $OJRULWKP 
DQ2: Toggle Bit II .............................................................................................. 82
7DEOH  '4 DQG '4 ,QGLFDWLRQV  
Reading Toggle Bits DQ6/DQ2 ......................................................................83
DQ5: Exceeded Timing Limits ....................................................................... 84
DQ3: Sector Erase Timer ................................................................................ 84
7DEOH  :ULWH 2SHUDWLRQ 6WDWXV  
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . 85
)LJXUH  0D[LPXP 1HJDWLYH 2YHUVKRRW :DYHIRUP  
)LJXUH  0D[LPXP 3RVLWLYH 2YHUVKRRW :DYHIRUP  
Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . . 86
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . .87
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . .88
)LJXUH  7HVW 6HWXS  
7DEOH  7HVW 6SHFLILFDWLRQV  
Key to Switching Waveforms . . . . . . . . . . . . . . . 88
Switching Waveforms . . . . . . . . . . . . . . . . . . . . . 89
)LJXUH  ,QSXW :DYHIRUPV DQG 0HDVXUHPHQW /HYHOV 
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 89
VCC Power-up ..................................................................................................... 89
)LJXUH  9&& 3RZHUXS 'LDJUDP  
CLK Characterization ....................................................................................... 90
)LJXUH  &/. &KDUDFWHUL]DWLRQ  
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . 91
Synchronous/Burst Read @ VIO = 1.8 V ...................................................... 91
)LJXUH  &/. 6\QFKURQRXV %XUVW 0RGH 5HDG
ULVLQJ DFWLYH &/.  
)LJXUH  &/. 6\QFKURQRXV %XUVW 0RGH 5HDG
)DOOLQJ $FWLYH &ORFN  
)LJXUH  6\QFKURQRXV %XUVW 0RGH 5HDG 
)LJXUH  ZRUG /LQHDU %XUVW ZLWK :UDS $URXQG 
)LJXUH  /LQHDU %XUVW ZLWK 5'< 6HW 2QH &\FOH %HIRUH 'DWD  
Asynchronous Mode Read @ VIO = 1.8 V ..................................................95
)LJXUH  $V\QFKURQRXV 0RGH 5HDG ZLWK /DWFKHG $GGUHVVHV  
)LJXUH  $V\QFKURQRXV 0RGH 5HDG 
)LJXUH  5HVHW 7LPLQJV 
Erase/Program Operations @ VIO = 1.8 V ................................................. 98
)LJXUH  $V\QFKURQRXV 3URJUDP 2SHUDWLRQ 7LPLQJV $9'
/DWFKHG $GGUHVVHV  
)LJXUH  $V\QFKURQRXV 3URJUDP 2SHUDWLRQ 7LPLQJV :(
/DWFKHG $GGUHVVHV  
)LJXUH  6\QFKURQRXV 3URJUDP 2SHUDWLRQ 7LPLQJV :( /DWFKHG
$GGUHVVHV  
)LJXUH  6\QFKURQRXV 3URJUDP 2SHUDWLRQ 7LPLQJV &/. /DWFKHG
$GGUHVVHV  
)LJXUH  &KLS6HFWRU (UDVH &RPPDQG 6HTXHQFH 
)LJXUH  $FFHOHUDWHG 8QORFN %\SDVV 3URJUDPPLQJ 7LPLQJ  
)LJXUH  'DWD 3ROOLQJ 7LPLQJV
'XULQJ (PEHGGHG $OJRULWKP  
)LJXUH  7RJJOH %LW 7LPLQJV 'XULQJ (PEHGGHG $OJRULWKP  
)LJXUH  6\QFKURQRXV 'DWD 3ROOLQJ 7LPLQJV7RJJOH
%LW 7LPLQJV 
)LJXUH  '4 YV '4  
Temporary Sector Unprotect ....................................................................... 107
)LJXUH  7HPSRUDU\ 6HFWRU 8QSURWHFW 7LPLQJ 'LDJUDP 
)LJXUH  6HFWRU6HFWRU %ORFN 3URWHFW DQG 8QSURWHFW 7LPLQJ
'LDJUDP 
)LJXUH  /DWHQF\ ZLWK %RXQGDU\ &URVVLQJ 
)LJXUH  /DWHQF\ ZLWK %RXQGDU\ &URVVLQJ LQWR 3URJUDP(UDVH
%DQN 
)LJXUH  ([DPSOH RI :DLW 6WDWHV ,QVHUWLRQ 
)LJXUH  %DFNWR%DFN 5HDG:ULWH &\FOH 7LPLQJV  
CosmoRAM
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114
Pin Description (32M) . . . . . . . . . . . . . . . . . . . . . . 114
Functional Description . . . . . . . . . . . . . . . . . . . . . 115
Asynchronous Operation (Page Mode) .......................................................115
Functional Description . . . . . . . . . . . . . . . . . . . . . 116
Synchronous Operation (Burst Mode) ........................................................116
State Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
Initial/Standby State ............................................................................................117
)LJXUH  ,QLWLDO 6WDQGE\ 6WDWH 'LDJUDP  
Asynchronous Operation State .....................................................................117
)LJXUH  $V\QFKURQRXV 2SHUDWLRQ 6WDWH 'LDJUDP 
Synchronous Operation State ........................................................................118
)LJXUH  6\QFKURQRXV 2SHUDWLRQ 'LDJUDP  
Functional Description . . . . . . . . . . . . . . . . . . . . . 118
Power-up ...............................................................................................................118
Configuration Register ......................................................................................118
CR Set Sequence ................................................................................................118
Power Down ........................................................................................................121
Burst Read/Write Operation ..........................................................................121
)LJXUH  %XUVW 5HDG 2SHUDWLRQ 
)LJXUH  %XUVW :ULWH 2SHUDWLRQ  
CLK Input Function ..........................................................................................122
ADV# Input Function .......................................................................................123
WAIT# Output Function ................................................................................123
)LJXUH  5HDG /DWHQF\ 'LDJUDP  
Address Latch by ADV# .................................................................................125
Burst Length ........................................................................................................125
Single Write .........................................................................................................125
Write Control ....................................................................................................126
)LJXUH  :ULWH &RQWUROV 
Burst Read Suspend ..........................................................................................126
)LJXUH  %XUVW 5HDG 6XVSHQG 'LDJUDP 
Burst Write Suspend ........................................................................................127
)LJXUH  %XUVW :ULWH 6XVSHQG 'LDJUDP  
Burst Read Termination ..................................................................................127
)LJXUH  %XUVW 5HDG 7HUPLQDWLRQ 'LDJUDP  
Burst Write Termination ................................................................................128
)LJXUH  %XUVW :ULWH 7HUPLQDWLRQ 'LDJUDP 
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 129
Recommended Operating Conditions (See
Warning Below) . . . . . . . . . . . . . . . . . . . . . . . . . . 129
Package Pin Capacitance . . . . . . . . . . . . . . . . . . . 129
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 130
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 131
Read Operation ..................................................................................................131
Write Operation ............................................................................................... 133
Synchronous Operation - Clock Input (Burst Mode) ............................134
Synchronous Operation - Address Latch (Burst Mode) .......................134
Synchronous Read Operation (Burst Mode) ............................................ 135
Synchronous Write Operation (Burst Mode) ..........................................136
Power Down Parameters ............................................................................... 137
Other Timing Parameters ............................................................................... 137
AC Test Conditions ......................................................................................... 137
AC Measurement Output Load Circuit .....................................................138
)LJXUH  2XWSXW /RDG &LUFXLW 
4
S71WS-J Based MCPs
S71WS-J_04_A2 August 19, 2005

6 Page









S71WS064J pdf, datenblatt
Preliminary
Lookahead Connection Diagram
A1
DNU
B1
DNU
A2
DNU
B2
DNU
A9
DNU
B9
DNU
A10
DNU
B10
DNU
C2
AVD#
D2
F-WP#
C3
VSS
D3
A7
C4 C5 C6 C7 C8 C9
CLK F2-CE# F-VCC F-CLK R-OE# F2-OE#
D4 D5 D6
R-LB# WP#/ACC WE#
D7
A8
D8
A11
D9
F3-CE#
E2 E3 E4 E5 E6 E7 E8 E9
A3
A6 R-UB# F-RST# R1-CE2 A19
A12
A15
F2 F3
A2 A5
F4 F5 F6 F7 F8 F9
A18
RDY
A20
A9
A13
A21
G2 G3 G4 G5 G6 G7 G8 G9
A1
A4
A17 R2-CE1 A23
A10
A14
A22
H2 H3 H4 H5 H6 H7 H8 H9
A0
VSS
DQ1 R2-VCC R2-CE2 DQ6
A24
A16
J2
F1-CE#
J3
OE#
J4
DQ9
J5
DQ3
J6
DQ4
J7
DQ13
J8
DQ15
J2
DNU
K2
R1-CE1#
K3
DQ0
K4
DQ10
KK5
F-VCC
K6
R1-VCC
K7
DQ12
K8
DQ7
K9
VSS
LL22
R-VCC
L3
DQ8
L4
DQ2
L5
DQ11
L6
A25
L7
DQ5
L8 L9
DQ14 WP#/ACC
M2 M3 M4 M5 M6 M7 M8 M9
A27 A26 VSS F-VCC F4-CE# R-VCCQ F-VCCQ R-CLK
N1
F-DQS0
N2
DNU
P1
DNU
P2
DNU
N9
DNU
N10
F-DQS-1
P9
DNU
P10
DNU
Legend:
Shared
or DNU
(Do Not Use)
MirrorBit Data-storage Only
Flash/Data Shared Only
1st Flash Only
Flash Only
1st RAM Only
2nd RAM Only
xRAM Shared Only
1RWHV
 ) DQG ) GHQRWH ;,3&RGH )ODVK ZKLOH ) DQG ) GHQRWH 'DWD&RPSDQLRQ )ODVK
 ,Q DGGLWLRQ WR EHLQJ GHILQHG DV )&(  %DOO & FDQ DOVR EH DVVLJQHG DV )&( IRU FRGH IODVK WKDW KDV WZR FKLS HQDEOH VLJQDOV
 )RU 0&3V UHTXLULQJ 9 9FF DQG 9 9LR XVH WKH 9 /RRNDKHDG 3LQRXW LQ RUGHU WR DFFRPPRGDWH H[WUD $9' 056 DQG &/. SLQV IRU WKH
S65$0 LI QHHGHG 
 5HIHU WR $SSOLFDWLRQ 1RWH RQ SLQRXW VXEVHWV WR PDWFK WKH SDFNDJH VL]H RIIHULQJV
 %DOO % LV VKDUHG EHWZHHQ )ODVK 5'< DQG 5$0 :$,7 VLJQDOV
August 19, 2005 S71WS-J_04A2
10

12 Page





SeitenGesamt 30 Seiten
PDF Download[ S71WS064J Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
S71WS064JStacked Multi-Chip Product (MCP)SPANSION
SPANSION

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche