|
|
PDF TXC-05804 Data sheet ( Hoja de datos )
| Número de pieza | TXC-05804 | |
| Descripción | ATM DATA-LINK SWITCHING/ROUTING | |
| Fabricantes | Transwitch | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de TXC-05804 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
CUBIT-3™ Device
CellBus® Bus Switch
TXC-05804
DATA SHEET
FEATURES
DESCRIPTION
• Interoperable with CUBIT®-Pro (TXC-05802B),
CUBIT-622 (TXC-05805), ASPEN® (TXC-05810)
• UTOPIA Level 1/2 interface (8/16-bit) with
support for 16 ports
• Supports dual OC-3 steady state bidirectional
traffic
• Inlet-side address translation and routing header
insertion, using external SRAM
The CUBIT-3™ is a single-chip VLSI solution for imple-
menting low-cost ATM multiplexing and switching sys-
tems, based on the CellBus® architecture. Such systems
are constructed from a number of CellBus devices, all
interconnected by a 37-line common bus, the CellBus.
CUBIT-3 supports unicast and multicast transfers, and
has all the necessary functions for implementing a
switch: cell address translation, cell routing, and outlet
cell queuing.
• Programmable OAM cell routing
• Outlet cell queuing, using external synchronous
SRAM (SSRAM) cell buffer
• Ability to insert GFC field in real time
• Support for Packet Discard (PD) in outlet
direction
• Support for spatial multicast for 256 sessions
• Cell insertion and extraction via microprocessor
interface port
• Master CellBus arbiter included in each CUBIT-3
The CUBIT-3 is designed to interface on the line side
directly to UTOPIA Level 1 and 2 (8/16-bit) compliant
devices such as the PHAST®-12E (TXC-06212),
PHAST®-3P (TXC-06203), SALI-25C® (TXC-07625)
and SARA® (TXC-05501B/05601B). On the switch side,
the CUBIT-3 interfaces with any CellBus compatible
devices such as the ASPEN (TXC-05810) and the
CUBIT-Pro (TXC-05802B). The CUBIT-3 has GTL+ driv-
ers with improved slew rate control. This ensures Cell-
Bus compatibility with new generations of CellBus
devices.
• Internal GTL+ transceivers for CellBus connection APPLICATIONS
• Microprocessor control port, selectable for IntDeal taShe•etx4DUS.cLomaccess multiplexer (DSLAM)
or Motorola interfaces
• Remote access equipment
• Test Access Port for IEEE 1149.1 boundary scan
• Cable modem access multiplexer
• Single +3.3 volt, ±5% power supply
• ATM LAN hub
• 324-lead Plastic Ball Grid Array (PBGA)
package, 23 mm x 23 mm
• ATM multiplexer/concentrator
• Small stand-alone ATM switch
• Add-drop ring switch
• Edge switching equipment
• CellBus monitor for any of the above applications
DataShee
LINE SIDE
Translation RAM (TRAM)
SWITCH SIDE
Cell Inlet
Data
Other
Cell Outlet
Data
Other
Clock, controls, test, etc.
Address 18
8 Data 2
16
10
CUBIT-3
16
CellBus Bus Switch
10
TXC-05804
23
Controls
7
Control
32
Data
18
Address
37
2
CellBus Port (32-bit data)
Other CellBus-related signals
Address 10 8 Data 7
U.S. Patent No. 5,568,060, 5,901,146
U.S. and/or foreign patents issued or pending
Microprocessor Port
Copyright 2003 TranSwitch Corporation
CUBIT-3 is a trademark of TranSwitch Corporation
DataSheetT4rUan.Scwoimtch, TXC, ASPEN, CellBus, CUBIT, PHAST, SALI-25C and SARA are
registered trademarks of TranSwitch Corporation
Controls
Document Number:
TXC-05804-MB, Ed. 6
June 2003
TranSwitch Corporation • 3 Enterprise Drive • Shelton, Connecticut 06484 • USA
Tel: 203-929-8810 • Fax: 203-926-9453 • www.transwitch.com
DataSheet4 U .com
1 page  
www.DataSheet4U.com
Proprietary TranSwitch Corporation Information for use Solely by its Customers
DATA SHEET
CUBIT-3
TXC-05804
et4U.com
lookup (for header translation) using VPI or VPI/VCI in NNI mode and performs the header lookup using
PHYID/VPI or PHYID/VPI/VCI in UNI mode.
The CUBIT-3 also supports an external translation function where the incoming cell already carries a CellBus
Routing Header, and Tandem Routing Header, and translated outgoing VPI/VCI address. The incoming cells
then pass through a FIFO data queue in the Inlet Queue block to the CellBus Port via the CellBus Interface
Logic block.
When there is a cell in this 4-cell data queue, the CUBIT-3 makes a bus access request, and upon receiving a
grant will send the cell to the bus, in standard CellBus format. In addition to data cells, the CUBIT-3 can also
send control cells from the local microprocessor to the CellBus. Loopback cells received from the Cellbus may
also be returned to the CellBus, re-directed back to the originating CUBIT-3 which launched the loopback cell.
Both the control cells and the loopback cells have inlet buffers for one cell. Statistics are kept for total numbers
of misrouted cells, discarded cells, and received cells.
CellBus TO CELL OUTLET (TRANSMIT DIRECTION)
On the cell outlet side, cells of proper unicast address, broadcast address or selected multicast address,
received from the CellBus, are recognized by the Cell Address Screen block and routed into a 18-cell FIFO
queuing structure in the Outlet Queue block. The CellBus unicast address is unique per device, set by device
straps. Each CUBIT-3 may be programmed to accept cells associated with multicast sessions. Up to 256 mul-
ticast sessions may be accepted independently by each CUBIT-3 on the bus. Each multicast session contains
a list of destination ports to which a cell will be forwarded (max. all 16 ports). Control cells and loopback cells
arriving from the CellBus are routed to the 16-cell outlet control queue, and the 1-cell outlet loopback queue,
respectively.
The outlet data cell FIFO structure can be configured as a single bulk queue per outlet port, or it can be subdi-
vided into four individual queues for traffic oDfadtaifSfehreenett4sUe.rcvoicme types per physical port, as shown in Figure 2.
The four priority-queue split is typically into CBR cells, VBR-rt (real-time) cells, VBR-nrt (non real-time) cells,
and UBR/GFR cells, in decreasing order of outlet service priority. This allows for delay minimization of critical
service types, and for more efficient traffic management. The queue threshold limit for each individual queue
may be configured independently. The Tandem Routing Header (TRH) bits 9-0 are used for queue selection
(bits 9-6 indicate port number and bits 5-4 indicate priority), while TRH bits 3-0 hold a CRC-4 to protect bits
9-4. To relieve congestion when it occurs, and increase system goodput, the CUBIT-3 can be configured for
Packet Discard. Packet Discard (PD) is enabled on a global basis for the UBR/GFR queues and allows for end
of packet cells to be transmitted during buffer congestion periods. At the cell outlet, provisions are made for
insertion of an outgoing Generic Flow Control (GFC) field. Global statistics are kept for the numbers of
received cells and discarded cells per port.
DataShee
DataSheet4U.com
DataSheet4 U .com
Port #0
Port #1
Port #15
Port #0
Port #1
CBR
VBR-rt
VBR-nrt
UBR/GFR
CBR
VBR-rt
VBR-nrt
UBR/GFR
Port #15
(a) (b)
Figure 2. CUBIT-3 Outlet Queuing Modes
CBR
VBR-rt
VBR-nrt
UBR/GFR
- 5 of 106 -
TXC-05804-MB, Ed. 6
June 2003
5 Page 
www.DataSheet4U.com
Proprietary TranSwitch Corporation Information for use Solely by its Customers
DATA SHEET
CUBIT-3
TXC-05804
et4U.com
both directions. It is calculated over the 12-bit word (X11-X0) in bits 31-20 of the Routing Header using the
following logic, where ⊕ represents logical exclusive-or:
Η3 = (Χ7 ⊕ Χ9 ⊕ Χ3 ⊕ Χ10 ⊕ Χ8 ⊕ Χ5 ⊕ Χ2)
Η2 = (Χ6 ⊕ Χ8 ⊕ Χ2 ⊕ Χ9 ⊕ Χ7 ⊕ Χ4 ⊕ Χ1)
Η1 = (Χ5 ⊕ Χ7 ⊕ Χ1 ⊕ Χ8 ⊕ Χ6 ⊕ Χ3 ⊕ Χ0)
Η0 = (Χ8 ⊕ Χ10 ⊕ Χ4⊕ Χ11 ⊕ Χ9 ⊕ Χ6 ⊕ Χ3 ⊕ Χ0)
For cells arriving from the CellBus, the CUBIT-3 automatically calculates the corresponding CRC-4 and sets
to 1 the status bit CRCF (bit 7 in register 008H) if it is not the same as that in bits H(3-0) of the received
Routing Header. This status bit may be enabled to cause an interrupt signal to the microprocessor by set-
ting to 1 the enable bit INTEN7 (bit 7 in register 009H). The CRC-4 is automatically calculated and inserted
by the CUBIT-3 into cells sent to the CellBus.
Tandem Routing Header Format
In CUBIT-3 applications, the Tandem Routing Header bits 9-0 (Extended Queue field) are used for queue and
priority selection and include cyclical redundancy protection.
E: Extended Queue field E(9-0). E(9-6) indicate port number, E(5-4) indicate priority, and E(3-0) is the CRC-4.
The priority field E(5-4) is encoded as follows: CBR ‘00’, VBR-rt ‘01’, VBR-nrt ‘10’, UBR/GFR ‘11’.
CellBus Status Signals and Monitoring
The CUBIT-3 provides the capability to monitor the activity on the CellBus. The essential signals that determine
whether the CellBus is active (in the absence of any cell traffic) are the clock signals and the frame pulse.
DataSheet4U.com
The CellBus clocks (read and write) are generated externally to the CUBIT-3. If either of these clocks fails, the
entire CellBus will cease operation. The CUBIT-3 provides the capability to detect the absence of clock signal
for more than the equivalent of 32 processor clock (PCLK) cycles. The failure detection is performed indepen-
dently for the CellBus Read Clock (CBRC) and the CellBus Write Clock (CBWC).
DataShee
Two bits (register 005H, bits CBLORC and CBLOWC) in the CUBIT-3 memory map are used to indicate these
clock loss events. Once an event is detected, the bit in register 005H will remain set to one until the micropro-
cessor reads the register, at which point the register will be cleared. Either event can be used to generate a
microprocessor interrupt provided that the corresponding bit in the interrupt enable register (address 006H, bits
INTENA1 and INTENA0) is 1.
The second monitoring function concerns the detection of loss of frame. The detection mechanism looks for
two consecutive missing CellBus frame pulses (CBF) in 32-user mode (U32 = Low), and four consecutive miss-
ing CellBus frame pulses in 16-user mode. The CellBus Read Clock must be present to detect Loss of Frame
Pulse. If CellBus Read Clock is present and CellBus Write Clock is not, then both CBLOWC and CBLOF (in reg-
ister 005H, bits 0 and 2) will be set to 1 upon loss of frame. CBLOF will generate an interrupt to the micropro-
cessor if the corresponding interrupt enable bit is 1 (register 006H, bit 2: INTENA2).
CellBus Traffic Monitoring
The traffic monitoring function concerns the monitoring of all CellBus traffic. If enabled (by setting control bit
CBMON in register 100H), the CUBIT-3 accepts all cells coming in from the CellBus regardless of the CUBIT-3
ID to which cells are addressed. The cells are enqueued based on this CUBIT-3 ID. IDs 0-15 are enqueued in
service class 0 (CBR) queues for ports 0-15, and IDs 16-31 are enqueued in service class 1 (VBR-rt) queues for
ports 0-15, respectively. Additionally, all broadcast and multicast traffic is sent to port 0 service class 0 (CBR).
This facilitates the design of CellBus monitoring cards for new and existing CellBus systems.
DataSheet4U.com
DataSheet4 U .com
- 11 of 106 -
TXC-05804-MB, Ed. 6
June 2003
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet TXC-05804.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| TXC-05801 | ATM DATA-LINK SWITCHING/ROUTING | Transwitch |
| TXC-05802 | ATM DATA-LINK SWITCHING/ROUTING | Transwitch |
| TXC-05802B | ATM DATA-LINK SWITCHING/ROUTING | Transwitch |
| TXC-05804 | ATM DATA-LINK SWITCHING/ROUTING | Transwitch |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |