Datenblatt-pdf.com


MX23L6412 Schematic ( PDF Datasheet ) - Macronix International

Teilenummer MX23L6412
Beschreibung SEQUENTIAL 64M-BIT MASK ROM
Hersteller Macronix International
Logo Macronix International Logo 




Gesamt 8 Seiten
MX23L6412 Datasheet, Funktion
www.DataSheet4U.com
FEATURES
• Bit organization
- 4M x 16 (word mode only)
- 256 words/page
- Total 16K pages
• Sequential access at 200ns cycle time in a page
• Asynchronous chip enable input (ALEH, ALEL)
• Access time
- Read latency time: 950ns
- Read cycle time: 200ns
- RD access time: 150ns
MX23L6412
SEQUENTIAL 64M-BIT MASK ROM
• Current
- Operating:25mA(max.)
- Address input:2mA(max.)
- Standby:20uA(max.)
• Supply voltage
- 3.0V~3.6V
• Package
- 32 pin TSOP
ORDER INFORMATION
Part No.
Read CycleTime
MX23L6412TC-20
200ns
Package
32 pin TSOP
DataSheet4U.com
DataShee
GENERAL DESCRIPTION
The product is a 64M bits (4M x 16) mask ROM
composed of 16K pages, and each consists of 256 words
memory cell array. This mask ROM has a 16 bit address
input / data output bus (AD0~AD15), two address latch
enable pins (high : ALEH, low : ALEL), a read strobe
(RD).
There are 3 modes, Stand-by mode, Active mode, and
Address input mode. Stand-by mode is a non-operating
state, and has the smallest current dissipation. Active
mode is an operating state, and data output is possible.
Address input mode is a state of address input.
Address input is through AD bus when ALEL is high.
The high and low 16 bit addresses are latched at
ALEH’sand ALEL falling edges. As for high 16 bit ad-
dress, A0~A6 are through 7 bit address register, A7~A15
are not used internally. As for low 16 bit address, A1~A8
are through 8 bit address counter, A9~A15 are through 7
bit address register, and A0 are not used internally. High
address input must be done before low address input,
and both address inputs are needed for page change or
address change in a same page. After address inputs,
CE goes high at ALEH falling edge and RD doesn't toggle,
the ROM is in stand-by mode.
After ROM turned into Active mode from Address input
mode, it takes tL time to read. In a page, sequential
read access is possible at tCYC cycle time. Sequential
read operation (increment of internal address counter) is
done at every falling edge of RD. At the end of a page,
internal address counter raps around to the beginning of
the page.
DataSheet4U.com
P/N:PM0652
DataSheet 4 U .com
REV. 1.5, MAR. 11, 2003
1






MX23L6412 Datasheet, Funktion
www.DataSheet4U.com
PACKAGE INFORMATION
MX23L6412
et4U.com
DataSheet4U.com
DataShee
DataSheet4U.com
P/N:PM0652
DataSheet4 U .com
REV. 1.5, MAR. 11, 2003
6

6 Page







SeitenGesamt 8 Seiten
PDF Download[ MX23L6412 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
MX23L641064M-BIT (8M x 8 / 4M x 16) Mask ROMMacronix International
Macronix International
MX23L6410A64M-BIT PAGE MODE MASK ROMMacronix International
Macronix International
MX23L6410ATC-7064M-BIT PAGE MODE MASK ROMMacronix International
Macronix International
MX23L6410ATC-70G64M-BIT PAGE MODE MASK ROMMacronix International
Macronix International
MX23L6410ATC-9064M-BIT PAGE MODE MASK ROMMacronix International
Macronix International

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche