|
|
Teilenummer | VP2206 |
|
Beschreibung | P-Channel Enhancement Mode Vertical DMOS FETs | |
Hersteller | Supertex | |
Logo | ||
Gesamt 6 Seiten Supertex inc.
VP2206
P-Channel Enhancement-Mode
Vertical DMOS FET
Features
►► Free from secondary breakdown
►► Low power drive requirement
►► Ease of paralleling
►► Low CISS and fast switching speeds
►► High input impedance and high gain
►► Excellent thermal stability
►► Integral source-to-drain diode
Applications
►► Motor controls
►► Converters
►► Amplifiers
►► Switches
►► Power supply circuits
►► Drivers (relays, hammers, solenoids, lamps,
memories, displays, bipolar transistors, etc.)
General Description
The Supertex VP2206 is an enhancement-mode (normally-
off) transistor that utilizes a vertical DMOS structure and
Supertex’s well-proven silicon-gate manufacturing process.
This combination produces a device with the power handling
capabilities of bipolar transistors, and the high input impedance
and positive temperature coefficient inherent in MOS devices.
Characteristic of all MOS structures, this device is free from
thermal runaway and thermally-induced secondary breakdown.
Supertex’s vertical DMOS FETs are ideally suited to a wide range
of switching and amplifying applications where very low threshold
voltage, high breakdown voltage, high input impedance, low
input capacitance, and fast switching speeds are desired.
Ordering Information
Device
Package Options
TO-39
TO-92
NW
(Die in wafer form)
Wafer / Die Options
NJ
(Die on adhesive tape)
VP2206
VP2206N2
VP2206N3-G
VP5206NW
VP5206NJ
For packaged products, -G indicates package is RoHS compliant (‘Green’). TO-39 package is RoHS compliant (‘Green’).
Devices in Wafer / Die form are RoHS compliant (‘Green’).
Refer to Die Specification VF52 for layout and dimensions.
ND
(Die in waffle pack)
VP5206ND
Product Summary
Pin Configurations
Device
VP2206N2
VP2206N3-G
BVDSS/BVDGS
(V)
-60
RDS(ON)
(max)
(Ω)
0.9
Absolute Maximum Ratings
Parameter
ID(ON)
(min)
(A)
-4.0
Value
GATE
SOURCE
DRAIN
TO-39 (N2)
Product Marking
SOURCE
DRAIN
GATE
TO-92 (N3)
Drain-to-source voltage
Drain-to-gate voltage
Gate-to-source voltage
BVDSS
BVDGS
±20V
Operating and storage temperature -55OC to +150OC
Absolute Maximum Ratings are those values beyond which damage to the device
may occur. Functional operation under these conditions is not implied. Continuous
operation of the device at the absolute rating level may affect device reliability. All
voltages are referenced to device ground.
VP
2206N2
YYWW
YY = Year Sealed
WW = Week Sealed
Package may or may not include the following marks: Si or
TO-39 (N2)
SiVP YY = Year Sealed
2 2 0 6 WW = Week Sealed
YYWW
= “Green” Packaging
Package may or may not include the following marks: Si or
TO-92 (N3)
Supertex inc. ● 1235 Bordeaux Drive, Sunnyvale, CA 94089 ● Tel: 408-222-8888 ● www.supertex.com
3-Lead TO-92 Package Outline (N3)
D
Seating
Plane
123
L
A
b
e1
e
Front View
c
Side View
VP2206
E1
1
E
3
2
Bottom View
Symbol
Ab
Dimensions
(inches)
MIN
NOM
MAX
.170
-
.210
.014†
-
.022†
JEDEC Registration TO-92.
* This dimension is not specified in the JEDEC drawing.
† This dimension differs from the JEDEC drawing.
Drawings not to scale.
Supertex Doc.#: DSPD-3TO92N3, Version E041009.
c
.014†
-
.022†
D
.175
-
.205
E
.125
-
.165
E1
.080
-
.105
e
.095
-
.105
e1 L
.045 .500
--
.055 .610*
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline
information go to http://www.supertex.com/packaging.html.)
Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives
an adequate “product liability indemnification insurance agreement.” Supertex inc. does not assume responsibility for use of devices described, and limits its liability
to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and
specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: http//www.supertex.com)
©2011 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.
Supertex inc.
Doc.# DSFP-VP2206
D031411
1235 Bordeaux Drive, Sunnyvale, CA 94089
Tel: 408-222-8888
www.supertex.com
6
6 Page | ||
Seiten | Gesamt 6 Seiten | |
PDF Download | [ VP2206 Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
VP2204N2 | (VP220xxx) P-Channel Enhancement Mode Vertical DMOS FETs | Supertex |
VP2204N3 | (VP220xxx) P-Channel Enhancement Mode Vertical DMOS FETs | Supertex |
VP2204ND | (VP220xxx) P-Channel Enhancement Mode Vertical DMOS FETs | Supertex |
VP2206 | P-Channel Enhancement Mode Vertical DMOS FETs | Supertex |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |