Datenblatt-pdf.com


IW4042B Schematic ( PDF Datasheet ) - IK Semiconductor

Teilenummer IW4042B
Beschreibung Quad Clocked D-Latch
Hersteller IK Semiconductor
Logo IK Semiconductor Logo 




Gesamt 6 Seiten
IW4042B Datasheet, Funktion
TECHNICAL DATA
Quad Clocked «D» Latch
High-Voltage Silicon-Gate CMOS
IW4042B
IW4042B types contain four latch circuits, each strobed by a common
clock. Complementary buffered outputs are available from each circuit.
The impedance of the n- and p-channel output devices is balanced and all
outputs are electrically identical. Information present at the data input is
transferred to outputs Q and Q during the CLOCK level which is
programmed by the POLARITY input. For POLARITY = 0 the transfer
occurs during the 0 CLOCK level and for POLARITY = 1 the transfer
occurs during the 1 CLOCK level. The outputs follow the data input
providing the CLOCK and POLARITY levels defined above are present.
When a CLOCK transition occurs (positive for POLARITY = 0 and
negative for POLARTY = 1) the information present at the input during
the CLOCK transition is retained at the outputs until an opposite CLOCK
transition occurs.
The IW4042B types are supplied in 16-lead hermetic dual-in-line
ceramic packages (D and F suffixes); 16-lead dual-in-line plastic package
(E suffix), and in chip form (H suffix).
Operating Voltage Range: 3.0 to 18 V
Maximum input current of 1 µA at 18 V over full package-
temperature range; 100 nA at 18 V and 25°C
Noise margin (over full package temperature range):
1.0 V min @ 5.0 V supply
2.0 V min @ 10.0 V supply
2.5 V min @ 15.0 V supply
ORDERING INFORMATION
IW4042BN Plastic
IW4042BD SOIC
TA = -55° to 125° C for all packages
PIN ASSIGNMENT
LOGIC DIAGRAM
www.datasheet4uPPIIN.Nc81o6==GmVNCDC
FUNCTION TABLE
Inputs
Clock
Polarity
00
10
11
01
Outputs
Q
D
Latch
D
Latch
1






IW4042B Datasheet, Funktion
IW4042B
N SUFFIX PLASTIC
(MS - 001BB)
A
16 9
B
18
FL
C
-T- SEATING
PLANE
N
G KM
D
0.25 (0.010) M T
J
H
NOTES:
1. imensions “A”, “B” do not include mold flash or protrusions.
Maximum mold flash or protrusions 0.25 mm (0.010) per side.
Symbol
A
B
C
D
F
G
H
J
K
L
M
N
Dimensions, mm
MIN
18.67
MAX
19.69
6.10 7.11
5.33
0.36 0.56
1.14 1.78
2.54
7.62
0° 10°
2.92 3.81
7.62 8.26
0.20 0.36
0.38
D SUFFIX SOIC
(MS - 012AC)
A
16 9
H BP
1G
8
C
-T-
D
SEATING
K PLANE
J
0.25 (0.010) M T C M
R x 45
F
M
NOTES:
1.Dimensions A and B do not include mold flash or protrusion.
2.Maximum mold flash or protrusion 0.15 mm (0.006) per side for A, for
B - 0.25 mm (0.010) per side.
Symbol.
A
B
C
D
F
G
H
J
K
M
P
R
Dimensions, mm
MIN
9.80
MAX
10.0
3.80 4.00
1.35 1.75
0.33 0.51
0.40 1.27
1.27
5.72
0° 8°
0.10 0.25
0.19 0.25
5.80 6.20
0.25 0.50
6

6 Page







SeitenGesamt 6 Seiten
PDF Download[ IW4042B Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
IW4042BQuad Clocked D-LatchIK Semiconductor
IK Semiconductor

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche