Datenblatt-pdf.com


TE28F008 Schematic ( PDF Datasheet ) - Intel Corporation

Teilenummer TE28F008
Beschreibung (TE28Fxxx) 3 Volt Advanced Boot Block Flash Memory
Hersteller Intel Corporation
Logo Intel Corporation Logo 




Gesamt 30 Seiten
TE28F008 Datasheet, Funktion
3 Volt Advanced Boot Block Flash
Memory
28F004/400B3, 28F008/800B3, 28F016/160B3, 28F320B3, 28F640B3
Preliminary Datasheet
Product Features
s Flexible SmartVoltage Technology
— 2.7 V–3.6 V Read/Program/Erase
— 12 V VPP Fast Production Programming
s 2.7 V or 1.65 V I/O Option
— Reduces Overall System Power
s High Performance
— 2.7 V–3.6 V: 70 ns Max Access Time
s Optimized Block Sizes
— Eight 8-KB Blocks for Data,Top or
Bottom Locations
— Up to One Hundred Twenty-Seven 64-
KB Blocks for Code
s Block Locking
— VCC-Level Control through WP#
s Low Power Consumption
— 9 mA Typical Read Current
s Absolute Hardware-Protection
— VPP = GND Option
— VCC Lockout Voltage
s Extended Temperature Operation
— –40 °C to +85 °C
s Automated Program and Block Erase
— Status Registers
s Intel® Flash Data Integrator Software
— Flash Memory Manager
— System Interrupt Manager
— Supports Parameter Storage, Streaming
Data (e.g., Voice)
s Extended Cycling Capability
— Minimum 100,000 Block Erase Cycles
Guaranteed
s Automatic Power Savings Feature
— Typical ICCS after Bus Inactivity
s Standard Surface Mount Packaging
— 48-Ball CSP Packages
— 40- and 48-Lead TSOP Packages
s Density and Footprint Upgradeable for
common package
— 4-, 8-, 16-, 32- and 64-Mbit Densities
s ETOX™ VII (0.18 µ) Flash Technology
— 28F160/320/640B3xC
— 4-, 8-, 16-, and 32-Mbit also exist on
ETOX™ V (0.4µ) and/or ETOX ™ VI
(0.25µ) Flash Technology
s x8 not recommended for new designs
s 4-Mbit density not recommended for new
designs
The 3 Volt Advanced Boot Block flash memory, manufactured on Intel’s latest 0.18 µm
technology, represents a feature-rich solution at overall lower system cost. The 3 Volt Advanced
Boot Block flash memory products in x16 will be available in 48-lead TSOP and 48-ball CSP
packages. The x8 option of this product family will only be available in 40-lead TSOP and 48-
ball µBGA* packages. Additional information on this product family can be obtained by
accessing Intel’s website at: http://www.intel.com/design/flash.
t4u.comNotice: This document contains preliminary information on new products in production. The
e specifications are subject to change without notice. Verify with your local Intel sales office that
e you have the latest datasheet before finalizing a design.
tash Order Number: 290580-012
www.da October 2000






TE28F008 Datasheet, Funktion
28F004/400B3, 28F008/800B3, 28F016/160B3, 28F320B3, 28F640B3
Number
-008
-009
-010
-011
-012
Description
4-Mbit packaging and addressing information corrected throughout document
Corrected 4-Mbit memory addressing tables in Appendices D and E
Max ICCD changed to 25 µA
VCCMax on 32 M (28F320B3) changed to 3.3 V
Added 64-Mbit density and faster speed offerings
Removed access time vs. capacitance load curve
Changed references of 32Mbit 80ns devices to 70ns devices to reflect the faster product
offering.
Changed VccMax=3.3V reference to indicate the affected product is the 0.25µm 32Mbit
device.
Minor text edits throughout document.
vi 3UHOLPLQDU\

6 Page









TE28F008 pdf, datenblatt
28F004/400B3, 28F008/800B3, 28F016/160B3, 28F320B3, 28F640B3
Table 2. 3 Volt Advanced Boot Block Pin Descriptions
Symbol
Type
Name and Function
A0–A21
DQ0–DQ7
DQ8
DQ15
CE#
OE#
WE#
RP#
WP#
VCCQ
VCC
VPP
GND
NC
INPUT
ADDRESS INPUTS for memory addresses. Addresses are internally latched during a program or
erase cycle.
28F004B3: A[0-18], 28F008B3: A[0-19], 28F016B3: A[0-20],
28F400B3: A[0-17], 28F800B3: A[0-18], 28F160B3: A[0-19],
28F320B3: A[0-20], 28F640B3: A[0-21]
INPUT/
OUTPUT
DATA INPUTS/OUTPUTS: Inputs array data on the second CE# and WE# cycle during a Program
command. Inputs commands to the Command User Interface when CE# and WE# are active. Data is
internally latched. Outputs array, identifier and status register data. The data pins float to tri-state when
the chip is de-selected or the outputs are disabled.
INPUT/
OUTPUT
DATA INPUTS/OUTPUTS: Inputs array data on the second CE# and WE# cycle during a Program
command. Data is internally latched. Outputs array and identifier data. The data pins float to tri-state
when the chip is de-selected. Not included on x8 products.
INPUT
CHIP ENABLE: Activates the internal control logic, input buffers, decoders and sense amplifiers. CE#
is active low. CE# high de-selects the memory device and reduces power consumption to standby
levels.
INPUT
OUTPUT ENABLE: Enables the device’s outputs through the data buffers during a read operation.
OE# is active low.
INPUT
WRITE ENABLE: Controls writes to the Command Register and memory array. WE# is active low.
Addresses and data are latched on the rising edge of the second WE# pulse.
INPUT
RESET/DEEP POWER-DOWN: Uses two voltage levels (VIL, VIH) to control reset/deep power-down
mode.
When RP# is at logic low, the device is in reset/deep power-down mode, which drives the outputs
to High-Z, resets the Write State Machine, and minimizes current levels (ICCD).
When RP# is at logic high, the device is in standard operation. When RP# transitions from logic-
low to logic-high, the device defaults to the read array mode.
INPUT
WRITE PROTECT: Provides a method for locking and unlocking the two lockable parameter blocks.
When WP# is at logic low, the lockable blocks are locked, preventing program and erase
operations to those blocks. If a program or erase operation is attempted on a locked block, SR.1 and
either SR.4 [program] or SR.5 [erase] will be set to indicate the operation failed.
When WP# is at logic high, the lockable blocks are unlocked and can be programmed or erased.
See Section 3.3 for details on write protection.
INPUT
OUTPUT VCC: Enables all outputs to be driven to 1.8 V – 2.5 V while the VCC is at 2.7 V–3.3 V. If the
VCC is regulated to 2.7 V–2.85 V, VCCQ can be driven at 1.65 V–2.5 V to achieve lowest power
operation (see Section 4.4).
This input may be tied directly to VCC (2.7 V–3.6 V).
DEVICE POWER SUPPLY: 2.7 V–3.6 V
PROGRAM/ERASE POWER SUPPLY: Supplies power for program and erase operations. VPP may
be the same as VCC (2.7 V–3.6 V) for single supply voltage operation. For fast programming at
manufacturing, 11.4 V–12.6 V may be supplied to VPP. This pin cannot be left floating. Applying
11.4 V–12.6 V to VPP can only be done for a maximum of 1000 cycles on the main blocks and 2500
cycles on the parameter blocks. VPP may be connected to 12 V for a total of 80 hours maximum (see
Section 3.4 for details).
VPP < VPPLK protects memory contents against inadvertent or unintended program and erase
commands.
GROUND: For all internal circuitry. All ground inputs must be connected.
NO CONNECT: Pin may be driven or left floating.
6 3UHOLPLQDU\

12 Page





SeitenGesamt 30 Seiten
PDF Download[ TE28F008 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
TE28F001BX-B1501-MBIT (128K x 8) BOOT BLOCK FLASH MEMORYIntel Corporation
Intel Corporation
TE28F001BX-B901-MBIT (128K x 8) BOOT BLOCK FLASH MEMORYIntel Corporation
Intel Corporation
TE28F001BX-T1501-MBIT (128K x 8) BOOT BLOCK FLASH MEMORYIntel Corporation
Intel Corporation
TE28F001BX-T901-MBIT (128K x 8) BOOT BLOCK FLASH MEMORYIntel Corporation
Intel Corporation
TE28F002BVB802-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILYIntel Corporation
Intel Corporation

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche