Datenblatt-pdf.com


SY100E195 Schematic ( PDF Datasheet ) - Micrel Semiconductor

Teilenummer SY100E195
Beschreibung PROGRAMMABLE DELAY CHIP
Hersteller Micrel Semiconductor
Logo Micrel Semiconductor Logo 




Gesamt 8 Seiten
SY100E195 Datasheet, Funktion
PROGRAMMABLE
DELAY CHIP
ClockWorks™
SY10E195
SY100E195
FEATURES
s Up to 2ns delay range
s Extended 100E VEE range of –4.2V to –5.5V
s 20ps/digital step resolution
s >1GHz bandwidth
s On-chip cascade circuitry
s 75Kkinput pulldown resistor
s Fully compatible with Motorola MC10E/100E195
s Available in 28-pin PLCC package
PIN CONFIGURATION
D1
D0
LEN
VEE
IN
IN
VBB
25 24 23 22 21 20 19
26 18
27 17
28 TOP VIEW 16
1
PLCC
15
2
J28-1
14
3 13
4 12
5 6 7 8 9 10 11
NC
NC
VCC
VCCO
Q
Q
VCCO
DESCRIPTION
The SY10/100E195 are programmable delay chips
(PDCs) designed primarily for clock de-skewing and timing
adjustment. They provide variable delay of a differential
ECL input transition.
The delay section consists of a chain of gates
organized as shown in the logic diagram. The first two
delay elements feature gates that have been modified to
have delays 1.25 and 1.5 times the basic gate delay of
approximately 80ps. These two elements provide the
E195 with a digitally-selectable resolution of
approximately 20ps. The required device delay is selected
by the seven address inputs D[0:6], which are latched
on-chip by a high signal on the latch enable (LEN) control.
If the LEN signal is either LOW or left floating, then the
latch is transparent.
Because the delay programmability of the E195 is
achieved by purely differential ECL gate delays, the
device will operate at frequencies of >1GHz, while
maintaining over 600mV of output swing.
The E195 thus offers very fine resolution, at very high
frequencies, selectable entirely from a digital input,
allowing for very accurate system clock timing.
An eighth latched input, D7, is provided for cascading
multiple PDCs for increased programmable range. The
cascade logic allows full control of multiple PDCs, at the
expense of only a single added line to the data bus for
each additional PDC, without the need for any external
gating.
PIN NAMES
Pin
IN/IN
EN
D[0:7]
Q/Q
LEN
SET MIN
SET MAX
CASCADE
Function
Signal Input
Input Enable
Mux Select Inputs
Signal Output
Latch Enable
Minimum Delay Set
Maximum Delay Set
Cascade Signal
Rev.: E Amendment: /0
1 Issue Date: October, 1998






SY100E195 Datasheet, Funktion
Micrel
ClockWorks™
SY10E195
SY100E195
Figure 2. Expansion of the
Latch Section of the E195
Block Diagram
PRODUCT ORDERING CODE
Ordering
Code
SY10E195JC
SY10E195JCTR
SY100E195JC
SY100E195JCTR
Package
Type
J28-1
J28-1
J28-1
J28-1
Operating
Range
Commercial
Commercial
Commercial
Commercial
6

6 Page







SeitenGesamt 8 Seiten
PDF Download[ SY100E195 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
SY100E193ERROR DETECTION/ CORRECTION CIRCUITMicrel Semiconductor
Micrel Semiconductor
SY100E195PROGRAMMABLE DELAY CHIPMicrel Semiconductor
Micrel Semiconductor
SY100E196PROGRAMMABLE DELAY CHIP WITH ANALOG INPUTMicrel Semiconductor
Micrel Semiconductor

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche