Datenblatt-pdf.com


74LVT162245 Schematic ( PDF Datasheet ) - Fairchild Semiconductor

Teilenummer 74LVT162245
Beschreibung Low Voltage 16-Bit Transceiver
Hersteller Fairchild Semiconductor
Logo Fairchild Semiconductor Logo 




Gesamt 9 Seiten
74LVT162245 Datasheet, Funktion
January 1999
Revised June 2005
74LVT162245 74LVTH162245
Low Voltage 16-Bit Transceiver with 3-STATE Outputs
and 25: Series Resistors in A Port Outputs
General Description
The LVT162245 and LVTH162245 contains sixteen non-
inverting bidirectional buffers with 3-STATE outputs and is
intended for bus oriented applications. The device is byte
controlled. Each byte has separate control inputs which
can be shorted together for full 16-bit operation. The T/R
inputs determine the direction of data flow through the
device. The OE inputs disable both the A and B ports by
placing them in a high impedance state.
The LVT162245 and LVTH162245 are designed with
equivalent 25: series resistance in both the HIGH and
LOW states on the A Port outputs. This design reduces line
noise in applications such as memory address drivers,
clock drivers, and bus transceivers/transmitters.
The LVTH162245 data inputs include bushold, eliminating
the need for external pull-up resistors to hold unused
inputs.
These non-inverting transceivers are designed for low volt-
age (3.3V) VCC applications, but with the capability to pro-
vide a TTL interface to a 5V environment. The LVT162245
and LVTH162245 are fabricated with an advanced
BiCMOS technology to achieve high speed operation simi-
lar to 5V ABT while maintaining a low power dissipation.
Features
s Input and output interface capability to systems at
5V VCC
s Bushold data inputs eliminate the need for external pull-
up resistors to hold unused inputs (74LVTH162245),
also available without bushold feature (74LVT162245).
s Live insertion/extraction permitted
s Power Up/Down high impedance provides glitch-free
bus loading
s A Port outputs include equivalent series resistance of
25: making external termination resistors unnecessary
and reducing overshoot and undershoot
s A Port outputs source/sink r12 mA.
B Port outputs source/sink 32 mA/64 mA
s Functionally compatible with the 74 series 162245
s Latch-up performance exceeds 500 mA
s ESD performance:
Human-body model ! 2000V
Machine model ! 200V
Charged-device model ! 1000V
s Also packaged in plastic Fine Pitch Ball Grid Array
(FBGA)
Ordering Code:
Order Number Package Number
Package Description
74LVT162245G
(Note 1)(Note 2)
BGA54A
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
(Preliminary)
74LVT162245MEA
(Note 2)
MS48A
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT162245MTD
(Note 2)
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH162245G
(Note 1)(Note 2)
BGA54A
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LVTH162245MEA
MS48A
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
[TUBE]
74LVTH162245MEX
MS48A
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
[TAPE and REEL]
74LVTH162245MTD
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[TUBE]
74LVTH162245MTX
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
[TAPE and REEL]
Note 1: Ordering code “G” indicates Trays.
Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
© 2005 Fairchild Semiconductor Corporation DS012446
www.fairchildsemi.com






74LVT162245 Datasheet, Funktion
AC Electrical Characteristics
TA 40qC to 85qC
Symbol
Parameter
CL 50 pF, RL 500:
VCC 3.3V r 0.3V
VCC 2.7V
Units
Min Max Min Max
tPLH Propagation Delay Data to A Port Output
tPHL
1.0 4.0 1.0 4.6
ns
1.0 3.7 1.0 4.1
tPLH Propagation Delay Data to B Port Output
tPHL
1.0 3.5 1.0 3.9
ns
1.0 3.5 1.0 3.9
tPZH Output Enable Time for A Port Output
tPZL
1.0 5.3 1.0 6.3
ns
1.0 5.6 1.0 7.2
tPZH Output Enable Time for B Port Output
tPZL
1.0 4.6 1.0 5.4
ns
1.0 5.3 1.0 6.9
tPHZ Output Disable Time for A Port Output
tPLZ
1.5 5.6 1.5 6.3
ns
1.5 5.5 1.5 5.5
tPHZ Output Disable Time for B Port Output
tPLZ
1.5 5.4 1.5 6.1
ns
1.5 5.1 1.5 5.4
tOSHL
tOSLH
A Port Output to Output Skew
(Note 11)
1.0 1.0 ns
tOSHL
tOSLH
B Port Output to Output Skew
(Note 11)
1.0 1.0 ns
Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH).
Capacitance (Note 12)
Symbol
Parameter
Conditions
CIN Input Capacitance
VCC 0V, VI 0V or VCC
CI/O
Input/Output Capacitance
VCC 3.0V, VO 0V or VCC
Note 12: Capacitance is measured at frequency f 1 MHz, per MIL-STD-883, Method 3012.
Typical
4
8
Units
pF
pF
www.fairchildsemi.com
6

6 Page







SeitenGesamt 9 Seiten
PDF Download[ 74LVT162245 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
74LVT162240Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs and 25 Series Resistors in the OutputsFairchild Semiconductor
Fairchild Semiconductor
74LVT162240Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs and 25ohm Series Resistors in the OutputsFairchild Semiconductor
Fairchild Semiconductor
74LVT162240A3.3V LVT 16-bit inverting buffer/driver with 30ohm termination resistors 3-StateNXP Semiconductors
NXP Semiconductors
74LVT162240A3.3V LVT 16-bit inverting buffer/driver with 30ohm termination resistors 3-StateNXP Semiconductors
NXP Semiconductors
74LVT162240ADGG3.3V LVT 16-bit inverting buffer/driver with 30ohm termination resistors 3-StateNXP Semiconductors
NXP Semiconductors

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche