Datenblatt-pdf.com


MTB10N40E Schematic ( PDF Datasheet ) - Motorola Semiconductors

Teilenummer MTB10N40E
Beschreibung TMOS POWER FET 10 AMPERES
Hersteller Motorola Semiconductors
Logo Motorola Semiconductors Logo 




Gesamt 10 Seiten
MTB10N40E Datasheet, Funktion
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MTB10N40E/D
Designer's Data Sheet
TMOS E-FET.
High Energy Power FET
D2PAK for Surface Mount
N–Channel Enhancement–Mode Silicon Gate
The D2PAK package has the capability of housing a larger die
than any existing surface mount package which allows it to be used
in applications that require the use of surface mount components
with higher power and lower RDS(on) capabilities. This high voltage
MOSFET uses an advanced termination scheme to provide
enhanced voltage–blocking capability without degrading perfor-
mance over time. In addition, this advanced TMOS E–FET is
designed to withstand high energy in the avalanche and commuta-
tion modes. The new energy efficient design also offers a
drain–to–source diode with a fast recovery time. Designed for high
voltage, high speed switching applications in power supplies,
converters and PWM motor controls, these devices are particularly
well suited for bridge circuits where diode speed and commutating
safe operating areas are critical and offer additional safety margin
against unexpected voltage transients.
G
Robust High Voltage Termination
Avalanche Energy Specified
Source–to–Drain Diode Recovery Time Comparable to a Discrete
Fast Recovery Diode
Diode is Characterized for Use in Bridge Circuits
IDSS and VDS(on) Specified at Elevated Temperature
Short Heatsink Tab Manufactured — Not Sheared
Specially Designed Leadframe for Maximum Power Dissipation
Available in 24 mm 13–inch/800 Unit Tape & Reel, Add T4
Suffix to Part Number
®
D
S
MTB10N40E
Motorola Preferred Device
TMOS POWER FET
10 AMPERES
400 VOLTS
RDS(on) = 0.55 OHM
CASE 418B–02, Style 2
D2PAK
MAXIMUM RATINGS (TC = 25°C unless otherwise noted)
Rating
Symbol
Value
Unit
Drain–to–Source Voltage
Drain–to–Gate Voltage (RGS = 1.0 M)
Gate–to–Source Voltage — Continuous
Drain Current — Continuous
Drain Current — Continuous @ 100°C
Drain Current — Single Pulse (tp 10 µs)
VDSS
VDGR
VGS
ID
ID
IDM
400 Vdc
400 Vdc
± 20 Vdc
10 Amps
6.0
40 Apk
Total Power Dissipation
Derate above 25°C
Total Power Dissipation @ TA = 25°C, when mounted with the minimum recommended pad size
Operating and Storage Temperature Range
PD
TJ, Tstg
125
1.00
2.5
– 55 to 150
Watts
W/°C
Watts
°C
Single Pulse Drain–to–Source Avalanche Energy — Starting TJ = 25°C
(VDD = 25 Vdc, VGS = 10 Vpk, IL = 10 Apk, L = 10 mH, RG = 25 )
EAS 520 mJ
Thermal Resistance — Junction to Case
Thermal Resistance — Junction to Ambient
Thermal Resistance — Junction to Ambient, when mounted with the minimum recommended pad size
RθJC
RθJA
RθJA
1.00 °C/W
62.5
50
Maximum Lead Temperature for Soldering Purposes, 1/8from case for 10 seconds
TL 260 °C
Designer’s Data for “Worst Case” Conditions — The Designer’s Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit
curves — representing boundaries on device characteristics — are given to facilitate “worst case” design.
E–FET and Designer’s are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
Thermal Clad is a trademark of the Bergquist Company
Preferred devices are Motorola recommended choices for future use and best overall value.
©MMoottoororolal,aInTc.M19O9S4 Power MOSFET Transistor Device Data
1






MTB10N40E Datasheet, Funktion
MTB10N40E
SAFE OPERATING AREA
100
VGS = 20 V
40 SINGLE PULSE
20 TC = 25°C
10
10 µs
100 µs
4
2
1
0.4
RDS(on) LIMIT
THERMAL LIMIT
0.2 PACKAGE LIMIT
1 ms
10 ms
dc
0.1
1 10 100 1000
VDS, DRAIN–TO–SOURCE VOLTAGE (VOLTS)
Figure 11. Maximum Rated Forward Biased
Safe Operating Area
600
ID = 10 A
450
300
150
0
25 50 75 100 125 150
TJ, STARTING JUNCTION TEMPERATURE (°C)
Figure 12. Maximum Avalanche Energy versus
Starting Junction Temperature
1
0.7
0.5
D = 0.5
0.3
0.2
0.2
0.1
0.1
0.07 0.05
0.05
0.02
0.03
0.02
0.01
0.01
0.01 0.02
SINGLE PULSE
0.05 0.1
0.2
P(pk)
t1
t2
DUTY CYCLE, D = t1/t2
RθJC(t) = r(t) RθJC
RθJC = 1°C/W MAX
D CURVES APPLY FOR POWER
PULSE TRAIN SHOWN
READ TIME AT t1
TJ(pk) – TC = P(pk) RθJC(t)
0.5 1
25
t,TIME (ms)
10 20
Figure 13. Thermal Response
50 100 200
500 1000
IS
tp
di/dt
trr
ta tb
0.25 IS
IS
TIME
Figure 14. Diode Reverse Recovery Waveform
3
RθJA = 50°C/W
Board material = 0.065 mil FR–4
2.5 Mounted on the minimum recommended footprint
Collector/Drain Pad Size 450 mils x 350 mils
2.0
1.5
1
0.5
0
25 50 75 100 125 150
TA, AMBIENT TEMPERATURE (°C)
Figure 15. D2PAK Power Derating Curve
6 Motorola TMOS Power MOSFET Transistor Device Data

6 Page







SeitenGesamt 10 Seiten
PDF Download[ MTB10N40E Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
MTB10N40ETMOS POWER FET 10 AMPERESMotorola Semiconductors
Motorola Semiconductors

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche