Datenblatt-pdf.com


ICM7555 Schematic ( PDF Datasheet ) - Intersil Corporation

Teilenummer ICM7555
Beschreibung General Purpose Timers
Hersteller Intersil Corporation
Logo Intersil Corporation Logo 




Gesamt 13 Seiten
ICM7555 Datasheet, Funktion
DATASHEET
General Purpose Timers
ICM7555, ICM7556
The ICM7555 and ICM7556 are CMOS RC timers providing
significantly improved performance over the standard
SE/NE 555/556 and 355 timers, while at the same time being
direct replacements for those devices in most applications.
Improved parameters include low supply current, wide
operating supply voltage range, low Threshold, Trigger and
Reset currents, no crowbarring of the supply current during
output transitions, higher frequency performance and no
requirement to decouple Control Voltage for stable operation.
Specifically, the ICM7555 and ICM7556 are stable controllers
capable of producing accurate time delays or frequencies. The
ICM7556 is a dual ICM7555, with the two timers operating
independently of each other, sharing only V+ and GND. In the
one shot mode, the pulse width of each circuit is precisely
controlled by one external resistor and capacitor. For astable
operation as an oscillator, the free running frequency and the
duty cycle are both accurately controlled by two external
resistors and one capacitor. Unlike the regular bipolar
SE/NE 555/556 devices, the Control Voltage terminal need not
be decoupled with a capacitor. The circuits are triggered and
reset on falling (negative) waveforms, and the output inverter
can source or sink currents large enough to drive TTL loads, or
provide minimal offsets to drive CMOS loads.
Pin Configurations
ICM7555
(8 LD PDIP, SOIC)
TOP VIEW
GND 1
TRIGGER 2
OUTPUT 3
RESET 4
8 VDD
7 DISCHARGE
6 THRESHOLD
5
CONTROL
VOLTAGE
Features
• Exact equivalent in most cases for SE/NE 555/556 or
TLC555/556
• Low supply current
- ICM7555 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60µA
- ICM7556 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120µA
• Extremely low input currents . . . . . . . . . . . . . . . . . . . . . . 20pA
• High speed operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1MHz
• Guaranteed supply voltage range . . . . . . . . . . . . . . 2V to 18V
• Temperature stability . . . . . . . . . . . . . 0.005%/°C at +25°C
• Normal reset function - no crowbarring of supply during
output transition
• Can be used with higher impedance timing elements than
regular 555/556 for longer RC time constants
• Timing from microseconds through hours
• Operates in both astable and monostable modes
• Adjustable duty cycle
• High output source/sink driver can drive TTL/CMOS
• Outputs have very low offsets, HIGH and LOW
• Pb-free (RoHS Compliant)
Applications
• Precision timing
• Pulse generation
• Sequential timing
• Time delay generation
• Pulse width modulation
• Pulse position modulation
• Missing pulse detector
ICM7556
(14 LD PDIP, CERDIP)
TOP VIEW
DISCHARGE1 1
THRESHOLD1 2
CONTROL
VOLTAGE1
3
RESET1 4
OUTPUT1 5
TRIGGER1 6
GND 7
14 VDD
13 DISCHARGE2
12 THRESHOLD2
11
CONTROL
VOLTAGE2
10 RESET2
9 OUTPUT2
8 TRIGGER2
June 28, 2016
FN2867.10
1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas LLC 2002, 2004-2006, 2016. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.






ICM7555 Datasheet, Funktion
ICM7555, ICM7556
OUTPUT
VDD
1
2
3
4
VDD
RA
8
7
6
5 RB
C OPTIONAL
CAPACITOR
FIGURE 5. ALTERNATE ASTABLE CONFIGURATION
OUTPUT DRIVE CAPABILITY
The output driver consists of a CMOS inverter capable of
driving most logic families including CMOS and TTL. As such, if
driving CMOS, the output swing at all supply voltages will equal
the supply voltage. At a supply voltage of 4.5V or more, the
ICM7555 and ICM7556 will drive at least two standard TTL
loads.
ASTABLE OPERATION
The circuit can be connected to trigger itself and free run as a
multivibrator, see Figure 4. The output swings from rail-to-rail,
and is a true 50% duty cycle square wave. Trip points and
output swings are symmetrical. Less than a 1% frequency
variation is observed over a voltage range of +5V to +15V.
f = 1----.--4--1---R----C---
(EQ. 1)
The timer can also be connected as shown in Figure 5. In this
circuit, the frequency is as shown by Equation 2:
f = 1.44  RA + 2RBC
(EQ. 2)
The duty cycle is controlled by the values of RA and RB, by
Equation 3:
D = RA + RB  RA + 2RB
(EQ. 3)
MONOSTABLE OPERATION
In this mode of operation, the timer functions as a one-shot (see
Figure 6). Initially the external capacitor (C) is held discharged by
a transistor inside the timer. Upon application of a negative
Trigger pulse to pin 2, the internal flip-flop is set, which releases
the short-circuit across the external capacitor and drives the
Output high. The voltage across the capacitor now increases
exponentially with a
across the capacitor
time constant t
equals 2/3 V+,
= RAC. When the voltage
the comparator resets the
flip-flop, which in turn discharges the capacitor rapidly and also
drives the OUTPUT to its low state. Trigger must return to a high
state before the OUTPUT can return to a low state.
tOUTPUT = -ln (1/3) RAC = 1.1RAC
VDD
RA
18
TRIGGER
OUTPUT
DISCHARGE
27
ICM7555
THRESHOLD
36
CONTROL
RESET
4
5 VOLTAGE
VDD 18V
OPTIONAL
CAPACITOR
C
FIGURE 6. MONOSTABLE OPERATION
CONTROL VOLTAGE
The Control Voltage terminal permits the two trip voltages for
the Threshold and Trigger internal comparators to be
controlled. This provides the possibility of oscillation frequency
modulation in the astable mode or even inhibition of
oscillation, depending on the applied voltage. In the
monostable mode, delay times can be changed by varying the
applied voltage to the Control Voltage pin.
RESET
The Reset terminal is designed to have essentially the same
trip voltage as the standard bipolar 555/556, i.e., 0.6V to 0.7V.
At all supply voltages it represents an extremely high input
impedance. The mode of operation of the Reset function is,
however, much improved over the standard bipolar
SE/NE 555/556 in that it controls only the internal flip-flop,
which in turn controls simultaneously the state of the Output
and Discharge pins. This avoids the multiple threshold
problems sometimes encountered with slow falling edges in
the bipolar devices.
Submit Document Feedback
6
FN2867.10
June 28, 2016

6 Page









ICM7555 pdf, datenblatt
ICM7555, ICM7556
Dual-In-Line Plastic Packages (PDIP)
INDEX
AREA
N
12 3
E1
N/2
-A-
BASE
PLANE
SEATING
PLANE
D1
B1
B
-B-
D
-C- A2 A
L
e D1
A1
eC
0.010 (0.25) M C A B S
E
CL
eA
C
eB
NOTES:
1. Controlling Dimensions: INCH. In case of conflict between English and
Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of
Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in
JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions.
Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and eA are measured with the leads constrained to be
perpendicular to datum -C- .
7. eB and eC are measured at the lead tips with the leads unconstrained.
eC must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar
protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3,
E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).
E14.3 (JEDEC MS-001-AA ISSUE D)
14 LEAD DUAL-IN-LINE PLASTIC PACKAGE
INCHES
MILLIMETERS
SYMBOL MIN MAX MIN MAX NOTES
A
-
0.210
-
5.33 4
A1
0.015
-
0.39
-
4
A2
0.115 0.195 2.93
4.95
-
B
0.014 0.022 0.356 0.558
-
B1
0.045 0.070 1.15
1.77
8
C
0.008 0.014 0.204 0.355
-
D
0.735 0.775 18.66 19.68
5
D1
0.005
-
0.13
-
5
E
0.300 0.325 7.62
8.25
6
E1
0.240 0.280 6.10
7.11
5
e 0.100 BSC
2.54 BSC
-
eA 0.300 BSC
7.62 BSC
6
eB - 0.430 - 10.92 7
L
0.115 0.150 2.93
3.81
4
N 14
14 9
Rev. 0 12/93
Submit Document Feedback 12
FN2867.10
June 28, 2016

12 Page





SeitenGesamt 13 Seiten
PDF Download[ ICM7555 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
ICM7555General Purpose TimersIntersil Corporation
Intersil Corporation
ICM7555General purpose CMOS timerNXP Semiconductors
NXP Semiconductors
ICM7555General Purpose timersMaxim Integrated
Maxim Integrated
ICM7555General purpose CMOS timerPhilips
Philips
ICM7555General Purpose TimersHarris
Harris

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche