Datenblatt-pdf.com


UDA1340 Schematic ( PDF Datasheet ) - Philips

Teilenummer UDA1340
Beschreibung Low-voltage low-power stereo audio CODEC with DSP features
Hersteller Philips
Logo Philips Logo 




Gesamt 24 Seiten
UDA1340 Datasheet, Funktion
INTEGRATED CIRCUITS
DATA SHEET
UDA1340
Low-voltage low-power stereo
audio CODEC with DSP features
Preliminary specification
Supersedes data of 1997 May 20
File under Integrated Circuits, IC01
1997 Jul 09






UDA1340 Datasheet, Funktion
Philips Semiconductors
Low-voltage low-power stereo audio
CODEC with DSP features
Preliminary specification
UDA1340
FUNCTIONAL DESCRIPTION
System clock
The UDA1340 accommodates slave mode only, this
means that in all applications the system devices must
provide the system clock. The system frequency is
selectable. The options are 256fs, 384fs and 512fs.
The system clock must be locked in frequency to the digital
interface input signals.
Multiple format input/output interface
The UDA1340 supports the following data input/output
formats:
I2S-bus with data word length of up to 20 bits
MSB justified serial format with data word length of up to
20 bits
LSB justified serial format with data word lengths of
16, 18 or 20 bits.
The formats are illustrated in Fig.3. Left and right
data-channel words are time multiplexed.
Analog-to-Digital Converter (ADC)
The stereo ADC of the UDA1340 consists of two
third-order Sigma-Delta modulators. They have a modified
Ritchie-coder architecture in a differential switched
capacitor implementation. The over-sampling ratio is 128.
Decimation filter (ADC)
The decimation from 128fs is performed in two stages.
The first stage realizes 3rd-order s----i-nx-----x- characteristic. This
filter decreases the sample rate by 16. The second stage,
an FIR filter, consists of 3 half-band filters, each
decimating by a factor of 2.
Table 1 Decimation filter characteristics
ITEM
Passband Ripple
Stop band
Dynamic range
Gain
CONDITION
0 0.45fs
>0.55fs
0 0.45fs
overall
VALUE (dB)
±0.05
60
108
1.16
DC cancellation filter (ADC)
An optional IIR high-pass filter is provided to remove
unwanted DC components. The operation is selected by
the microcontroller via the L3-bus. The filter characteristics
are given in Table 2.
Table 2 DC cancellation filter characteristics
ITEM
Passband ripple
Passband gain
Droop
Attenuation at DC
Dynamic range
CONDITION
at 0.00045fs
at 0.00000036fs
0 0.45fs
VALUE (dB)
none
0
0.031
>40
>110
Mute (ADC)
On recovery from power-down or switching on of the
system clock, the serial data output DATAO is held LOW
until valid data is available from the decimation filter. This
time depends on whether the DC cancellation filter is
selected:
DC cancel off: time = 1----0-f--s2----4- , t = 23.2 ms when
fs = 44.1 kHz
DC cancel on: time = 1----2---f2--s--8---8-- , t = 279 ms when
fs = 44.1 kHz
Overload detection (ADC)
In practice the output is used to indicate whenever the
output data, in either the left or right channel, is greater
than 1 dB (actual figure is 1.16 dB) of the maximum
possible digital swing. When this condition is detected the
OVERFL output is forced HIGH for at least 512fs cycles
(11.6 ms at fs = 44.1 kHz). This time-out is reset for each
infringement.
1997 Jul 09
6

6 Page









UDA1340 pdf, datenblatt
Philips Semiconductors
Low-voltage low-power stereo audio
CODEC with DSP features
Preliminary specification
UDA1340
SYSTEM CLOCK FREQUENCY
A 2-bit value (SC1 and SC0) to select the used external
clock frequency (see Table 7).
Table 7 System clock frequency settings
SC1 SC0
00
01
10
11
FUNCTION
512fs
384fs
256fs
not used
DATA INPUT FORMAT
A 3-bit value (IF2 to IF0) to select the used data format
(see Table 8).
Table 8 Data input format settings
IF2 IF1 IF0
000
001
010
011
100
101
110
111
FUNCTION
I2S-bus
LSB justified, 16 bits
LSB justified, 18 bits
LSB justified, 20 bits
MSB justified
not used
not used
not used
DC-FILTER
A 1-bit value to enable the digital DC-filter (see Table 9).
Table 9 DC-filtering
DC
0
1
FUNCTION
no DC-filtering
DC-filtering
VOLUME CONTROL
A 6-bit value to program the left and right channel volume
attenuation (VC5 to VC0). The range is 0 dB to −∞ dB in
steps of 1 dB (see Table 10).
Table 10 Volume settings
VC5 VC4 VC3 VC2 VC1 VC0
000000
000001
000010
000011
::::::
111011
111100
111101
111110
111111
VOLUME
(dB)
0
0
1
2
:
58
59
60
−∞
−∞
1997 Jul 09
12

12 Page





SeitenGesamt 24 Seiten
PDF Download[ UDA1340 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
UDA1340Low-voltage low-power stereo audio CODEC with DSP featuresPhilips
Philips
UDA1341TSEconomy audio CODECNXP Semiconductors
NXP Semiconductors
UDA1342TSAudio CODECPhilips
Philips
UDA1343TTEconomy audio CODECNXP Semiconductors
NXP Semiconductors
UDA1344TSLow-voltage low-power stereo audio CODECNXP Semiconductors
NXP Semiconductors

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche