Datenblatt-pdf.com


RJ80535 Schematic ( PDF Datasheet ) - Intel

Teilenummer RJ80535
Beschreibung Pentium M Processor
Hersteller Intel
Logo Intel Logo 




Gesamt 30 Seiten
RJ80535 Datasheet, Funktion
Intel® Pentium® M Processor
Datasheet
April 2004
Order Number: 252612-003






RJ80535 Datasheet, Funktion
Revision History
Document
Number
252612
252612
252612
Revision
Description
Date
001 Initial release of datasheet
March 2003
Updates include:
002 • Added specifications for Intel Pentium M Processor 1.7 GHz, Low June 2003
Voltage Pentium M processor 1.2 GHz, and Ultra Low Voltage
Pentium M processor 1 GHz in Table 5 and Table 23
Updates include:
• Added specifications for Intel Pentium M Processor Low Voltage
003 1.30 GHz, and Intel Pentium M Processor Ultra Low Voltage 1.10 March 2004
GHz in Table 5 and Table 23
• Updated DINV[3:0]# and BPM[3]# pin direction
6 Intel® Pentium® M Processor Datasheet

6 Page









RJ80535 pdf, datenblatt
Low Power Features
2.1.3
2.1.4
While in AutoHALT Powerdown state, the processor will process bus snoops. Stop-Grant State
When the STPCLK# pin is asserted, the Stop-Grant state of the processor is entered 20 bus clocks
after the response phase of the processor-issued Stop-Grant Acknowledge special bus cycle.
Since the AGTL+ signal pins receive power from the system bus, these pins should not be driven
(allowing the level to return to VCCP) for minimum power drawn by the termination resistors in this
state. In addition, all other input pins on the system bus should be driven to the inactive state.
RESET# will cause the processor to immediately initialize itself, but the processor will stay in
Stop-Grant state. A transition back to the Normal state will occur with the deassertion of the
STPCLK# signal. When re-entering the Stop-Grant state from the Sleep state, STPCLK# should be
deasserted ten or more bus clocks after the de-assertion of SLP#.
A transition to the HALT/Grant Snoop state will occur when the processor detects a snoop on the
system bus (see Section 2.1.3). A transition to the Sleep state (see Section 2.1.4) will occur with the
assertion of the SLP# signal.
While in the Stop-Grant state, SMI#, INIT# and LINT[1:0] will be latched by the processor, and
only serviced when the processor returns to the Normal state. Only one occurrence of each event
will be recognized upon return to the Normal state.
While in Stop-Grant state, the processor will process snoops on the system bus and it will latch
interrupts delivered on the system bus.
The PBE# signal can be driven when the processor is in Stop-Grant state. PBE# will be asserted if
there is any pending interrupt latched within the processor. Pending interrupts that are blocked by
the EFLAGS.IF bit being clear will still cause assertion of PBE#. Assertion of PBE# indicates to
system logic that it should return the processor to the Normal state
HALT/Grant Snoop State
The processor will respond to snoop or interrupt transactions on the system bus while in Stop-Grant
state or in AutoHALT Power Down state. During a snoop or interrupt transaction, the processor
enters the HALT/Grant Snoop state. The processor will stay in this state until the snoop on the
system bus has been serviced (whether by the processor or another agent on the system bus) or the
interrupt has been latched. After the snoop is serviced or the interrupt is latched, the processor will
return to the Stop-Grant state or AutoHALT Power Down state, as appropriate.
Sleep State
The Sleep state is a low power state in which the processor maintains its context, maintains the
phase-locked loop (PLL), and has stopped all internal clocks. The Sleep state can only be entered
from Stop-Grant state. Once in the Stop-Grant state, the processor will enter the Sleep state upon
the assertion of the SLP# signal. The SLP# pin should only be asserted when the processor is in the
Stop-Grant state. SLP# assertions while the processor is not in the Stop-Grant state are out of
specification and may result in unapproved operation.
Snoop events that occur while in Sleep state or during a transition into or out of Sleep state will
cause unpredictable behavior.
In the Sleep state, the processor is incapable of responding to snoop transactions or latching
interrupt signals. No transitions or assertions of signals (with the exception of SLP#, DPSLP# or
RESET#) are allowed on the system bus while the processor is in Sleep state. Any transition on an
input signal before the processor has returned to Stop-Grant state will result in unpredictable
behavior.
12 Intel® Pentium® M Processor Datasheet

12 Page





SeitenGesamt 30 Seiten
PDF Download[ RJ80535 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
RJ80530ProcessorIntel
Intel
RJ80530VY400256ProcessorIntel
Intel
RJ80535Pentium M ProcessorIntel
Intel
RJ80536GE0412MM Processor on 90ns ProcessIntel
Intel

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche