|
|
PDF ML2330 Data sheet ( Hoja de datos )
| Número de pieza | ML2330 | |
| Descripción | Selectable Dual 3V/3.3V/5V 8-Bit DACs | |
| Fabricantes | Micro Linear | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ML2330 (archivo pdf) en la parte inferior de esta página. Total 7 Páginas | ||
|
No Preview Available !
July 2000
ML2330*
Selectable Dual 3V/3.3V/5V 8-Bit DACs
GENERAL DESCRIPTION
The ML2330 Selectable Dual 3V/3.3V/5V 8-bit DACs are
dual voltage output digital-to-analog converters which can
be independently programmed, or powered down to
conserve power. The devices are intended for use in
portable or low power 3V systems where space is critical.
Programming access to the DACs is provided over a high
speed (10Mb/s), 3-wire serial interface which is compatible
to the SPI™ and Microwire™ data formats. In addition to
independent programming of the DAC output voltages,
each device may be powered down, independent of the
other DAC, to conserve power. Each DAC draws 2mA
maximum quiescent current when operating, and typically
less than 1µA when powered down.
The device comes in an 8-pin SOIC package and in a
special Extended Commercial temperature range (–20°C
to 70°C) or Industrial temperture range (–40°C to 85°C).
FEATURES
s 3V ±10%, 3.3 ±10% or 5V ±10% operation
s Low supply current (3.5mA max)
s Individual and full power down (down to 1µA)
s 10Mb/s three-wire serial interface, compatible to SPI
and Microwire
s 8-pin SOIC package
s Available in Extended Commercial temperature range
(–20°C to 70°C) and Industrial temperture range
(–40°C to 85°C)
s Guaranteed monotonicity
BLOCK DIAGRAM
*Some Packages Are End Of Life Or Obsolete
2 SCLK
1 DIN
CS
3
DOUT
4
CONTROL
AND
TIMING
8
VCC
R
E DAC A
G
VREF
R
E DAC B
G
GND
5
OUT A
7
20kΩ
POWER
DOWN
20kΩ
OUT B
6
1
1 page  
ML2330
CS
SCLK
DIN
DOUT
tCSS
tDS
tDH
tDO
tCSH
Figure 2. Detail Interface Timing
FUNCTIONAL DESCRIPTION
SERIAL INTERFACE
The ML2330 communicates with microprocessors through
a synchronous, full-duplex, 3-wire interface (figure 1A &
B). At power on, the control registers are cleared and both
DACs have high impedance outputs. Data timing shown
in Figure 1C is sent MSB-first and can be transmitted in
one 4-bit and one 8-bit packet or in one 12-bit word. If a
16-bit control word is used, the first four bits are ignored.
The serial clock (SCLK) synchronizes the data transfer. Data
is transmitted and received simultaneously. Figure 2 shows
detailed serial interface timing. Note that the clock should
be low between updates. DOUT does not go into a high
impedance state if the clock idles or CS is high.
Serial data is clocked into the data registers in MSB-first
format, with the address and configuration information
preceding the actual DAC data. Data is sampled on the
SCLK’s rising edge while CS is low. Data at DOUT is
clocked out 12.5 clock cycles later, on the SCLK’s falling
edge.
Chip Select (CS) must be low to enable the read or write
operation. If CS is high, the interface is disabled and DOUT
remains unchanged. CS must go low at least 10ns before
the first clock pulse to properly clock in the first bit. With
CS low, data is clocked into the ML2330’s internal shift
register on the rising edge of the external serial clock. SCLK
can be driven at rates up to 10MHz.
SERIAL INPUT DATA FORMAT AND
CONFIGURATION CODES
The 12-bit serial input format shown in Figure 3 comprises
two DAC address bits (A1, A0), two power down control
bits (P1, P0) and eight bits of data (D7 . . . D0).
DOUT
A1 A0 P1 D7 . . . D0
DIN
Figure 3. Serial Input Format
The 4-bit address/control code configures the DAC as
shown in Table 1.
A1 A0 Function
0 0 No operation
0 1 Select control bits and DAC A
1 0 Select control bits and DAC B
1 1 Select control bits and both DACs
Table 1.1 Address Selection
P1 P0 Function
0 0 Normal
0 1 Power down DAC A
1 0 Power down DAC B
1 1 Power down entire chip
Table 1.2 Power Down Selection
DAC OPERATION
The DACs are implemented using an array of equal
current sources that are decoded linearly for the four most
significant bits to improve differential linearity and to
reduce output glitch around major carries. A voltage
difference between on-board bandgap reference voltage
and GND is converted to a reference current using an
internal resistor to set up the appropriate current level in
the DACs. The DACs output current is then converted to a
voltage output by an output buffer and a resistive network.
The matching among the on-chip resistors preserves the
gain accuracy between these conversions.
5
5 Page | ||
| Páginas | Total 7 Páginas | |
| PDF Descargar | [ Datasheet ML2330.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ML2330 | Selectable Dual 3V/3.3V/5V 8-Bit DACs | Micro Linear |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |