Datenblatt-pdf.com


74LVQ373 Schematic ( PDF Datasheet ) - STMicroelectronics

Teilenummer 74LVQ373
Beschreibung OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTING
Hersteller STMicroelectronics
Logo STMicroelectronics Logo 




Gesamt 10 Seiten
74LVQ373 Datasheet, Funktion
® 74LVQ373
OCTAL D-TYPE LATCH
WITH 3 STATE OUTPUTS NON INVERTING
s HIGH SPEED: tPD = 6 ns (TYP.) at VCC = 3.3V
s COMPATIBLE WITH TTL OUTPUTS
s LOW POWER DISSIPATION:
ICC = 4 µA (MAX.) at TA = 25 oC
s LOW NOISE: VOLP = 0.4V (TYP.) at VCC = 3.3V
s 75TRANSMISSION LINE OUTPUT DRIVE
CAPABILITY
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 12 mA (MIN)
s PCI BUS LEVELS GUARANTEED AT 24mA
s BALANCED PROPAGATION DELAYS:
tPLH tPHL
s OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 3.6V (1.2VData Retention)
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 373
s IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The LVQ373 is a low voltage CMOS OCTAL
D-TYPE LATCH with 3 STATE OUTPUTS NON
INVERTING fabricated with sub-micron silicon
gate and double-layer metal wiring C2MOS
technology. It is ideal for low power and low noise
3.3V applications.
These 8 bit D-Type latchs are controlled by a
latch enable input (LE) and an output enable
PIN CONNECTION AND IEC LOGIC SYMBOLS
M
(Micro Package)
T
(TSSOP Package)
ORDER CODES :
74LVQ373M
74LVQ373T
input (OE).
While the LE input is held at a high level, the Q
outputs will follow the data input precisely.
When the LE is taken low, the Q outputs will be
latched precisely at the logic level of D input data.
While the (OE) input is low, the 8 outputs will be
in a normal logic state (high or low logic level)
and while high level the outputs will be in a high
impedance state.
It has better speed performance at 3.3V than 5V
LS-TTL family combined with the true CMOS low
power consuption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
February 1999
1/10






74LVQ373 Datasheet, Funktion
74LVQ373
TEST CIRCUIT
TEST
tPLH, tPHL
tPZL, tPLZ
tPZH, tPHZ
CL = 50 pF or equivalent (includes jigand probe capacitance)
RL = R1 = 500orequivalent
RT = ZOUT of pulse generator (typically 50)
SW IT CH
Open
2VCC
Open
WAVEFORM 1: LE TO Qn PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH,
Dn TO LE SETUP AND HOLD TIMES (f=1MHz; 50% duty cycle)
6/10

6 Page







SeitenGesamt 10 Seiten
PDF Download[ 74LVQ373 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
74LVQ373OCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTINGSTMicroelectronics
STMicroelectronics
74LVQ373Low Voltage Octal Transparent Latch with 3-STATE OutputsFairchild Semiconductor
Fairchild Semiconductor
74LVQ373MOCTAL D-TYPE LATCH WITH 3 STATE OUTPUTS NON INVERTINGSTMicroelectronics
STMicroelectronics
74LVQ373QSCLow Voltage Octal Transparent Latch with 3-STATE OutputsFairchild Semiconductor
Fairchild Semiconductor
74LVQ373SCLow Voltage Octal Transparent Latch with 3-STATE OutputsFairchild Semiconductor
Fairchild Semiconductor

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche