Datenblatt-pdf.com


MH16S64PHC-7 Schematic ( PDF Datasheet ) - Mitsubishi

Teilenummer MH16S64PHC-7
Beschreibung 1073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAM
Hersteller Mitsubishi
Logo Mitsubishi Logo 




Gesamt 30 Seiten
MH16S64PHC-7 Datasheet, Funktion
Preliminary Spec.
Some contents are subject to change without notice.
MITSUBISHI LSIs
MH16S64PHC -7,-8, -10
1073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAM
DESCRIPTION
The MH16S64PHC is 16777216 - word by 64-bit
Synchronous DRAM module. This consists of eight
industry standard 8Mx16 Synchronous DRAMs in
TSOP and one industory standard EEPROM in
TSSOP.
The mounting of TSOP on a card edge Dual Inline
package provides any application where high
densities and large quantities of memory are
required.
This is a socket type - memory modules, suitable for
easy interchange or addition of modules.
FEATURES
Frequency
CLK Access Time
(Component SDRAM)
-7 100MHz 6.0ns(CL=3)
-8 100MHz 6.0ns(CL=3)
-10 100MHz
8.0ns(CL=3)
Utilizes industry standard 8M x 16 Synchronous DRAMs
TSOP and industry standard EEPROM in TSSOP
168-pin (84-pin dual in-line package)
single 3.3V±0.3V power supply
Clock frequency 100MHz
Fully synchronous operation referenced to clock rising
edge
4 bank operation controlled by BA0,1(Bank Address)
/CAS latency- 2/3(programmable)
Burst length- 1/2/4/8/Full Page(programmable)
Burst type- sequential / interleave(programmable)
Column access - random
Auto precharge / All bank precharge controlled by A10
Auto refresh and Self refresh
4096 refresh cycle /64ms
LVTTL Interface
Discrete IC and module design conform to
PC100 specification.
(module Spec. Rev. 1.0 and
SPD 1.2A(-7,-8), SPD 1.0(-10))
85pin 1pin
94pin
95pin
10pin
11pin
124pin 40pin
125pin 41pin
168pin 84pin
APPLICATION
PC main memory
MIT-DS-0299-0.0
MITSUBISHI
ELECTRIC
( 1 / 55 )
11/ Jan. /1999






MH16S64PHC-7 Datasheet, Funktion
Preliminary Spec.
Some contents are subject to change without notice.
MITSUBISHI LSIs
MH16S64PHC -7,-8, -10
1073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAM
PIN FUNCTION
CK
(CK0 ~ CK3)
CKE0
Input
Input
Master Clock:All other inputs are referenced to the rising
edge of CK
Clock Enable:CKE controls internal clock.When CKE is
low,internal clock for the following cycle is ceased. CKE is
also used to select auto / self refresh. After self refresh
mode is started, CKE becomes asynchronous input.Self
refresh is maintained as long as CKE is low.
/S
(/S0-3)
/RAS,/CAS,/WE
Input
Input
Chip Select: When /S is high,any command means
No Operation.
Combination of /RAS,/CAS,/WE defines basic commands.
A0-11
BA0,1
DQ0-63
DQMB0-7
Vdd,Vss
Input
A0-11 specify the Row/Column Address in conjunction with
BA.The Row Address is specified by A0-11.The Column
Address is specified by A0-8.A10 is also used to indicate
precharge option.When A10 is high at a read / write
command, an auto precharge is performed. When A10 is
high at a precharge command, both banks are precharged.
Input
Bank Address:BA0,1 is not simply BA.BA specifies the
bank to which a command is applied.BA0,1 must be set
with ACT,PRE,READ,WRITE commands
Input/Output Data In and Data out are referenced to the rising edge of
CK
Input
Din Mask/Output Disable:When DQMB is high in burst
write.Din for the current cycle is masked.When DQMB is high
in burst read,Dout is disabled at the next but one cycle.
Power Supply Power Supply for the memory mounted module.
SCL
Input Serial clock for serial PD
SDA
Output Serial data for serial PD
SA0-3
Input Address input for serial PD
MIT-DS-0299-0.0
MITSUBISHI
ELECTRIC
( 6 / 55 )
11/ Jan. /1999

6 Page









MH16S64PHC-7 pdf, datenblatt
Preliminary Spec.
Some contents are subject to change without notice.
MITSUBISHI LSIs
MH16S64PHC -7,-8, -10
1073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAM
FUNCTION TRUTH TABLE(continued)
Current State
RE-
FRESHING
MODE
REGISTER
SETTING
/S /RAS /CAS /WE Address
Command
Action
H X X XX
DESEL NOP(Idle after tRC)
L H H HX
NOP
NOP(Idle after tRC)
L H H L BA
TBST
ILLEGAL
L H L X BA,CA,A10 READ/WRITE ILLEGAL
L L H H BA,RA
ACT
ILLEGAL
L L H L BA,A10
PRE/PREA ILLEGAL
L L L HX
REFA
ILLEGAL
Op-Code,
LLLL
Mode-Add
MRS
ILLEGAL
H X X XX
DESEL NOP(Idle after tRSC)
L H H HX
NOP
NOP(Idle after tRSC)
L H H L BA
TBST
ILLEGAL
L H L X BA,CA,A10 READ/WRITE ILLEGAL
L L H H BA,RA
ACT
ILLEGAL
L L H L BA,A10
PRE/PREA ILLEGAL
L L L HX
REFA
ILLEGAL
Op-Code,
LLLL
Mode-Add
MRS
ILLEGAL
ABBREVIATIONS:
H = Hige Level, L = Low Level, X = Don't Care
BA = Bank Address, RA = Row Address, CA = Column Address, NOP = No Operation
NOTES:
1. All entries assume that CKE was High during the preceding clock cycle and the current
clock cycle.
2. ILLEGAL to bank in specified state; function may be legal in the bank indicated by BA,
depending on the state of that bank.
3. Must satisfy bus contention, bus turn around, write recovery requirements.
4. NOP to bank precharging or in idle state.May precharge bank indicated by BA.
5. ILLEGAL if any bank is not idle.
ILLEGAL = Device operation and / or date-integrity are not guaranteed.
MIT-DS-0299-0.0
MITSUBISHI
ELECTRIC
( 12 / 55 )
11/ Jan. /1999

12 Page





SeitenGesamt 30 Seiten
PDF Download[ MH16S64PHC-7 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
MH16S64PHC-101073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAMMitsubishi
Mitsubishi
MH16S64PHC-71073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAMMitsubishi
Mitsubishi
MH16S64PHC-81073741824-BIT (16777216 - WORD BY 64-BIT)SynchronousDRAMMitsubishi
Mitsubishi

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche