|
|
Teilenummer | 74LVC109 |
|
Beschreibung | Dual JK flip-flop with set and reset; positive-edge trigger | |
Hersteller | Philips | |
Logo | ||
Gesamt 10 Seiten INTEGRATED CIRCUITS
74LVC109
Dual JK flip-flop with set and reset;
positive-edge trigger
Product specification
Supersedes data of 1997 Mar 18
IC24 Data Handbook
1998 Apr 28
Philips
Semiconductors
Philips Semiconductors
Dual JK flip-flop with set and reset; positive-edge trigger
Product specification
74LVC109
AC WAVEFORMS
VM = 1.5 V at VCC ≥ 2.7 V; VM = 0.5 × VCC at VCC < 2.7 V.
VOL and VOH are the typical output voltage drop that occur with the output load.
VI
nJ, nK
INPUT
GND
VI
nCP
INPUT
GND
VOH
nQ
OUTPUT
VOL
VOH
nQ
OUTPUT
VOL
VM
t su
th
1/f max
VM
tW
t PHL
VM
VM
t PLH
t su
th
t PLH
t PHL
The shaded areas indicate when the input is permitted to change
for predictable output performance.
SV00522
Figure 1. Clock (nCP) to output (nQ, nQ) propagation delays,
the clock pulse width, the nJ and nK to nCP set-up,
the nCP to nJ, nK hold times
and the maximum clock pulse frequency.
Vl
nCP
INPUT
GND
Vl
nSD
INPUT
GND
Vl
nRD
INPUT
GND
VOH
nQ
OUTPUT
VOL
VOH
nQ
OUTPUT
VOL
VM
tW
tPLH
VM
tPHL
VM
VM
trem
trem
tW
VM
tPHL
tPLH
SV00523
Figure 2. Set (nSD) and reset (nRD) input to output (nQ, nQ)
propagation delays, the set and reset pulse widths
and the nRD, nSD to nCP removal time.
TEST CIRCUIT
Vcc
PULSE
GENERATOR
Vl
RT
D.U.T.
VO
CL
Test Circuit for Outputs
S1 90%
2 < VCC
Open
NEGATIVE
GND
PULSE
RL
RL
POSITIVE
PULSE
10%
tW
VM
10%
VM
10%
tTHL (tf)
tTLH (tr)
90%
VM
90%
VM
tW
VM = 1.5V
Input Pulse Definition
90%
VI
0V
tTLH (tr)
tTHL (tf)
VI
10%
0V
SWITCH POSITION
TEST
S1
tPLH/tPHL Open
VCC
< 2.7V
2.7–3.6V
≥ 4.5 V
VI
VCC
2.7V
VCC
DEFINITIONS
RL = Load resistor; see AC CHARACTERISTICS for value.
CL = Load capacitance includes jig and probe capacitance:
See AC CHARACTERISTICS for value.
RT = Termination resistance should be equal to ZOUT of
pulse generators.
Figure 3. Load circuitry for switching times.
SV00904
1998 Apr 28
6
6 Page | ||
Seiten | Gesamt 10 Seiten | |
PDF Download | [ 74LVC109 Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
74LVC10 | Triple 3-input NAND gate | Philips |
74LVC109 | Dual JK flip-flop with set and reset; positive-edge trigger | Philips |
74LVC10A | Triple 3-input NAND gate | Philips |
74LVC10D | Triple 3-input NAND gate | Philips |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |