Datenblatt-pdf.com


VG37648041AT Schematic ( PDF Datasheet ) - Vanguard International Semiconductor

Teilenummer VG37648041AT
Beschreibung 256M:x4/ x8/ x16 CMOS Synchronous Dynamic RAM
Hersteller Vanguard International Semiconductor
Logo Vanguard International Semiconductor Logo 




Gesamt 30 Seiten
VG37648041AT Datasheet, Funktion
VIS
Description
Preliminary
VG37648041AT
256M:x4, x8, x16
CMOS Synchronous Dynamic RAM
The 256Mb DDR SDRAM is a high-speed COMS, dynamic random-access memory containing
268,435,456 bits. It is internally configured as a quad-bank DRAM.
The 256Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed oper-
ation. The double data rate architecture is essentially a 2n prefetch architecture with an inter-
face designed to transfer two data words per clock cycle at the I/O pins. A single read or write
access for the 256Mb DDR SDRAM effectively consists of a single 2n-bit wide, one clock cycle
data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle
data transfers at the I/O pins.
A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data
capture at the receiver. DQS is an intermittent strobe transmitted by the DDR SDRAM during
READs and by the memory controller during WRITEs. DQS is edge-aligned with data for
READs and center-aligned with data for WRITEs.
The 256Mb DDR SDRAM operates from a differential clock (CLK and CLK#; the crossing of
CLK going HIGH and CLK# going LOW will be referred to as the postive edge of CLK). Com-
mands (address and control signals) are registered at verey positive edge of CLK. Input data is
registered on both edges of DQS, and output data is referenced to both edges of DQS, as well
as to both edges of CLK.
Read and Write assesses to the DDR SDRAM are burst oriented; accesses start at a
selected location and continue for a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an ACTIVE command, which is then followed
by a READ or WRITE command. The address bits registered coincident with the ACTIVE com-
mand are used to select the bank and row to be accessed (BA0,BA1 select the bank; A0-A12
select the row). The address bits registered coincident with sthe READ or WRITE command
are used to select the starting column location for the burst access.
The DDR SDRAM provides for programmable READ or WRITE burst lengths of 2,4 or 8
locations. An AUTO PRECHARGE function may be enabled to provide a selftimed row pre-
charge that is initiated at the end of the burst access.
As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows
for concurrent operation, thereby providing high effective bandwidth by hiding row precharge
and activation time.
The 256Mb DDR SDRAM is designed to operate in either low-power memory systems. An
auto refresh mode is provided, along with a power-saving, power-down mode. All inputs are
compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible.
Initial devices will have a VDD supply of 3.3V (nominal). Eventually, all devices will migrate
to a VDD supply of 2.5V(nominal). During this initial period of product availability. this split will
be vendor and device specific.
This data sheet includes all features and functionality required for JEDEC DDR devices;
options not required but listed, are noted as such. Certain vendors may elect to offer a superset
of this specification by offering improved timing and/or including optional features. Users benefit
from knowing that any system design based on the required aspects of this specification are
supported by all DDR SDRAM vendors; conversely, users seeking to use any superset specifi-
cations bear the responsibility to verify support with individual vendors.
Document : 1G5-0157
Rev.1
Page 1






VG37648041AT Datasheet, Funktion
VIS
Preliminary
VG37648041AT
256M:x4, x8, x16
CMOS Synchronous Dynamic RAM
FUNCTIONAL BLOCK DIAGRAM- X16 CONFIGURATION
CKE
CLK#
CLK
CS#
WE#
CAS#
RAS#
Generator
LOGIC
BANK2 BANK3
BANK1
A0-A12
BA0-BA1
MODE REGISTERS
13
15 ADDRESS
RESGISTER
REFRESH
COUNTER
13
13
ROW-
ADDRESS
MUX
13
BANK0
ROW-
ADDRESS
LATCH
&
8192
BANK0
MEMORY
ARRAY
(8192x256x32)
DECODER
SENSE AMPLIFIERS
2
BANK0
2 CONTROL
LOGIC
I/O GATING
DM MASK LOGIC
(x32)
COLUMN
DECODER
8
COLUMN
9
ADDRESS
COUNTER/
LATCH
COL0
1
CLK
DATA
DLL
16
32 READ
LATCH 16
MUX
16
DRVRS
32
32
DQS
GENERATOR
COL0
MASK
INPUT
REGISTERS
11
WRITE
FIFO
&
DRIVERS
1
2
16
32
1
16
ctk ctk
out in
16
DATA
16
1
DQS
1
RCVRS
16
CLK
COL0
1
DO0-
DQ15,LDM
UDM
LDQS,
UDQS
Note 1: This Functional Block Diagram is intended to facilitate user understanding of the operation of the
device; it does not necessarily represent an actual circuit implementation.
Note 2: LDM and VDM are unidirectional signal (input only) but is internally loaded to match the load of the
bidirectional DQ and DQS signals.
Document : 1G5-0157
Rev.1
Page 6

6 Page









VG37648041AT pdf, datenblatt
VIS
Preliminary
VG37648041AT
256M:x4, x8, x16
CMOS Synchronous Dynamic RAM
Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred
to as the burst type and is selected via bit M3.
The ordering of accesses within a burst is determined by the burst length, the burst type and the starting
column address, as shown in Table 1.
Read Latency
The READ latency is the delay, in clock cycles, between the registration of a READ command and the
availability of the first piece of output data. The latency can be set to 2 or 2.5 clocks (latencies of 1.5 or 3
are optional, and one or both of these optional latencies might be supported by some vendors).
If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available
nominally coincident with clock edge n + m. Table 2 below indicated the operating frequencies at which
each CAS latency setting can be used.
Reserved stated should not be used as unknown operation, or incompatibility with future versions may
result.
Operating Mode
The normal operating mode is selected by setting M7-M12 to zero; to reset the DLL and select normal
operation , program M7, M9-M12 to 0 and M8 to 1. All other combinations of values for M7-M12 are
reserved for future use and/ or test modes.
Test Modes and reserved states should not be used because unknown operation or incompatibility with
future versions may result.
SPEED
GRADE
-75
-8
CAS
LATENCY
=1.5
100
100
Table 2
CAS LATENCY
MAXIMUM OPERATING
CAS
LATENCY
=2
CAS
LATENCY
=2.5
CAS
LATENCY
=3
133 150 200
125 143 166
* Values are nominal (i.e. may have been rounded off; exact tCK should be used)
Document : 1G5-0157
Rev.1
Page 12

12 Page





SeitenGesamt 30 Seiten
PDF Download[ VG37648041AT Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
VG37648041AT256M:x4/ x8/ x16 CMOS Synchronous Dynamic RAMVanguard International Semiconductor
Vanguard International Semiconductor

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche