Datenblatt-pdf.com


VP2106 Schematic ( PDF Datasheet ) - Supertex Inc

Teilenummer VP2106
Beschreibung P-Channel Enhancement-Mode Vertical DMOS FETs
Hersteller Supertex Inc
Logo Supertex  Inc Logo 




Gesamt 5 Seiten
VP2106 Datasheet, Funktion
Supertex inc.
VP2106
P-Channel Enhancement-Mode
Vertical DMOS FET
Features
Free from secondary breakdown
Low power drive requirement
Ease of paralleling
Low CISS and fast switching speeds
High input impedance and high gain
Excellent thermal stability
Integral source-to-drain diode
Applications
Motor controls
Converters
Amplifiers
Switches
Power supply circuits
Drivers (relays, hammers, solenoids, lamps,
memories, displays, bipolar transistors, etc.)
General Description
The Supertex VP2106 is an enhancement-mode (normally-
off) transistor that utilizes a vertical DMOS structure
and Supertex’s well-proven silicon-gate manufacturing
process. This combination produces a device with the
power handling capabilities of bipolar transistors, and the
high input impedance and positive temperature coefficient
inherent in MOS devices. Characteristic of all MOS
structures, this device is free from thermal runaway and
thermally-induced secondary breakdown.
Supertex’s vertical DMOS FETs are ideally suited to a
wide range of switching and amplifying applications where
very low threshold voltage, high breakdown voltage, high
input impedance, low input capacitance, and fast switching
speeds are desired.
Ordering Information
Device
Package
TO-92
VP2106
VP2106N3-G
-G indicates package is RoHS compliant (‘Green’)
BVDSS/BVDGS
(V)
-60
RDS(ON)
(max)
(Ω)
12
ID(ON)
(min)
(mA)
-500
Absolute Maximum Ratings
Parameter
Value
Drain-to-source voltage
Drain-to-gate voltage
Gate-to-source voltage
BVDSS
BVDGS
±20V
Operating and storage temperature -55OC to +150OC
Absolute Maximum Ratings are those values beyond which damage to the device
may occur. Functional operation under these conditions is not implied. Continuous
operation of the device at the absolute rating level may affect device reliability. All
voltages are referenced to device ground.
Pin Configuration
SOURCE
DRAIN
GATE
TO-92 (N3)
Product Marking
SiVP YY = Year Sealed
2 1 0 6 WW = Week Sealed
YYWW
= “Green” Packaging
Package may or may not include the following marks: Si or
TO-92 (N3)
Supertex inc. 1235 Bordeaux Drive, Sunnyvale, CA 94089 Tel: 408-222-8888 www.supertex.com





SeitenGesamt 5 Seiten
PDF Download[ VP2106 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
VP2106P-Channel Enhancement-Mode Vertical DMOS FETsSupertex  Inc
Supertex Inc

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche