|
|
|
Z90203 Schematic ( PDF Datasheet ) - Zilog.
| Teilenummer | Z90203 |
|
| Beschreibung | TELEVISION CONTROLLERS | |
| Hersteller | Zilog. | |
| Logo |  |
|
Gesamt 2 Seiten 
Z90209/203/202
FEATURES
ROM
s Part (KB)
Z90209
16
Z90203
16
Z90202
8
*General-Purpose
RAM*
(Kbyte)
236
236
236
Speed Package
(MHz) Type
6 124-Pin PGA
6 42-Pin SDIP
6 42-Pin SDIP
s 4.5V to 5.5V Operating Range
s 0°C to +70°C Temperature Range
s Low-Power Consumption
Z90209/203/202
TELEVISION CONTROLLERS
s On-Screen Display (OSD) Logic Circuits
s One 14-Bit and One 108-Bit Pulse Width Modulator
(PWM) Circuits
s 20 Input/Output Lines
s Program Memory, Video RAM, and Register File
Address Spaces
s Two On-Chip Counter/Timers
GENERAL DESCRIPTION
The Z9020X Family of Digital Television Controllers are
cost-effective members of the Z8® single-chip
microcontroller family. The devices provides an ideal
performance and reliability solution for consumer and
industrial television applications.
The Z90209 is the ROMless In-Circuit Emulation (ICE )Chip
version of the Z90200 Digital Television Controller Family
used in emulators and development boards.
The device features an 8-bit internal data path controlled
by a Z8 microcontroller, On-Screen Display (OSD) logic
circuits, and Pulse Width Modulators (PWM). On-chip
peripherals include two register mapped I/O ports (Ports 2
and Port 3), interrupt control logic (one software, two
external and three internal interrupts) and a standby mode
recovery input port (Port 3, pin P30).
The OSD control circuits support ten rows by 24 columns
of characters. The character color is specified by character.
The OSD inter-row spacing is variable and can be
programmed from 0 to 15 horizontal scan lines. The OSD
is capable of displaying high resolution (14 x18 dot pattern)
characters.
A 14-bit PWM port provides enough voltage resolution for
a voltage synthesizer tuning system. Ten 8-bit PWM ports
are used for controlling audio signal levels to vary picture
levels.
Three basic address spaces, The Program Memory, Video
RAM, and Register File, support a wide range of memory
configurations.
For applications demanding powerful I/O capabilities, the
Z9020X's dedicated input and output lines are grouped
into three ports, and are configurable under software
control to provide timing, status signals, parallel I/O and an
address/data bus for interfacing to external memory.
To unburden the program from coping with the real-time
problems such as counting/timing and data communication,
the Z9020X offers two on-chip counter/timers with a large
number of user selectable modes.
Notes:
All Signals with a preceding front slash, "/", are active Low, e.g.:
B//W (WORD is active Low); /B/W (BYTE is active Low, only).
Power connections follow conventional descriptions below:
Connection
Power
Ground
Circuit
VCC
GND
Device
VDD
VSS
245
| ||
| Seiten | Gesamt 2 Seiten | |
| PDF Download | [ Z90203 Schematic.PDF ] | |
Link teilen
Besondere Datenblatt
| Teilenummer | Beschreibung | Hersteller |
| Z90202 | TELEVISION CONTROLLERS | Zilog. |
| Z90203 | TELEVISION CONTROLLERS | Zilog. |
| Z90209 | TELEVISION CONTROLLERS | Zilog. |
| Teilenummer | Beschreibung | Hersteller |
| CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
 Fairchild Semiconductor |
| KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
 KEC |
| www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |