|
|
Teilenummer | K6E0808C1E-C15 |
|
Beschreibung | 32K x 8 Bit High-Speed CMOS Static RAM | |
Hersteller | Samsung semiconductor | |
Logo | ||
Gesamt 9 Seiten K6E0808C1E-C/E-L, K6E0808C1E-I/E-P
For Cisco
CMOS SRAM
Document Title
32Kx8 Bit High-Speed CMOS Static RAM(5V Operating).
Operated at Commercial and Industrial Temperature Ranges.
Revision History
Rev.No. History
Rev. 0.0 Initial release with Preliminary.
Rev. 1.0 Release to Final Data Sheet.
Rev. 2.0 2.1. Add Low Power Version.
2.2. Add data retention charactoristic.
Draft Data
Aug. 1. 1998
Nov. 2. 1998
Feb. 25. 1999
Remark
Preliminary
Final
Final
The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the
specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any ques-
tions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.
-1-
Revision 2.0
Feburary 1999
K6E0808C1E-C/E-L, K6E0808C1E-I/E-P
TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)
Address
CS
OE
Data out
VCC
Current
ICC
ISB
tAA
tCO
tOE
tOLZ
tLZ(4,5)
tPU
50%
tRC
For Cisco
CMOS SRAM
tHZ(3,4,5)
tOHZ
Valid Data
tOH
tPD
50%
NOTES(READ CYCLE)
1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL
levels.
4. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to
device.
5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS=VIL.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)
Address
OE
CS
WE
Data in
Data out
tWC
tAW
tCW(3)
tWR(5)
tAS(4)
tWP(2)
High-Z
tOHZ(6)
tDW tDH
Valid Data
High-Z(8)
-6-
Revision 2.0
Feburary 1999
6 Page | ||
Seiten | Gesamt 9 Seiten | |
PDF Download | [ K6E0808C1E-C15 Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
K6E0808C1E-C10 | 32K x 8 Bit High-Speed CMOS Static RAM | Samsung semiconductor |
K6E0808C1E-C12 | 32K x 8 Bit High-Speed CMOS Static RAM | Samsung semiconductor |
K6E0808C1E-C15 | 32K x 8 Bit High-Speed CMOS Static RAM | Samsung semiconductor |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |