|
|
PDF ISD1020AP Data sheet ( Hoja de datos )
| Número de pieza | ISD1020AP | |
| Descripción | Single-Chip Voice Record/Playback Devices 16- and 20-Second Durations | |
| Fabricantes | ETC | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ISD1020AP (archivo pdf) en la parte inferior de esta página. Total 20 Páginas | ||
|
No Preview Available !
®
ISD1000A Series
Single-Chip Voice Record/Playback Devices
16- and 20-Second Durations
FEATURES
• Easy-to-use single-chip voice Record/Play-
back solution
• High-quality, natural voice/audio
reproduction
• Manual switch or microcontroller compatible
– Playback can be edge- or level-
activated
• Single-chip durations of 16 and 20 seconds
• Directly cascadable for longer durations
• Power-down mode
– 1 µA standby current (typical)
• Zero-power message storage
– Eliminates battery backup circuits
• Fully addressable to handle multiple
messages
• 100-year message retention (typical)
• 100,000 record cycles (typical)
• On-chip clock source
• No algorithm development required
• Single +5 volt supply
• Available in die form, DIP, and SOIC
packaging
• Industrial temperature (-40°C to +85°C)
version available
1
ISD1000A SERIES SUMMARY
Part
Number
ISD1016A
ISD1020A
Duration
(Seconds)
16
20
Input Sample
Rate (KHz)
8
6.4
Typical Filter
Pass Band
(KHz)
3.4
2.7
Information Storage Devices, Inc.
1–1
1 page  
Product Data Sheets
ISD1000A Series
Analog Output (ANA OUT)
This pin provides the preamplifier output to the
user. The voltage gain of the preamplifier is deter-
mined by the voltage level at the AGC pin. It has a
maximum gain of about 24 dB for small input sig-
nal levels.
Analog Input (ANA IN)
The analog input pin transfers its signal to the chip
for recording. For microphone inputs, the ANA
OUT pin should be connected via an external
capacitor to the ANA IN pin. This capacitor value,
together with the 2.7 KΩ input impedance of ANA
IN, is selected to give additional cutoff at the low-
frequency end of the voice passband. If the
desired input is derived from a source other than
a microphone, the signal can be fed, capacitively
coupled, into the ANA IN pin directly.
Optional External Clock Input (XCLK)
ISD1000A devices are configured at the factory
with an internal sampling clock frequency cen-
tered to ± 1% of specification. The frequency is
maintained to a total variation of ± 2.25% toler-
ance over the entire commercial temperature and
4.5 to 5.5 voltage ranges. The internal clock has a
± 5% tolerance over the industrial temperature
range and 4.5 to 5.5 voltage range. A regulated
power supply is recommended for industrial-tem-
perature-range parts. If greater precision is
required, the device can be clocked through the
XCLK pin as follows.
Part
Number
ISD1016A
ISD1020A
Sample Rate Required Clock
8.0 KHz
6.4 KHz
1024 KHz
819.2 KHz
These recommended clock rates should not be
varied because the antialiasing and smoothing fil-
ters are fixed, and aliasing problems can occur if
the sample rate differs from the one recom-
mended. The duty cycle on the input clock is not
critical, as the clock is immediately divided by
two. IF THE XCLK IS NOT USED, THIS INPUT MUST BE
CONNECTED TO GROUND.
Speaker Outputs (SP+/SP-)
All devices in the ISD1000A Series include an on-
chip differential speaker driver, capable of driving
50 milliwatts into 16 Ω from AUX IN (12.2 mW from
memory).
The speaker outputs are held at VSSA levels during
record and power down. It is therefore not possi-
ble to parallel speaker outputs of multiple
ISD1000A devices or the outputs of other speaker
drivers.
NOTE
Connection of speaker outputs in parallel
may cause damage to the device.
1
While a single output may be used alone (includ-
ing a coupling capacitor between the SP pin and
the speaker), these outputs may be used individ-
ually with the output signal taken from either pin.
Using the differential outputs results in a 4:1
improvement in output power.
NOTE
Never ground or drive an output.
Auxiliary Input (AUX IN)
The Auxiliary Input is multiplexed through to the
output amplifier and speaker output pins when CE
is HIGH and Playback has ended, or if the device
is in overflow. When cascading multiple ISD1000A
devices, the AUX IN pin is used to connect a Play-
back signal from a following device to the
previous output speaker drivers. For noise consid-
erations, it is suggested that the Auxiliary Input not
be driven when the storage array is active.
Address/Mode Inputs (Ax/Mx)
The Address/Mode Inputs provide two functions in
the ISD1000A Series: 1. Message address (either
1–5
5 Page 
Product Data Sheets
ISD1000A Series
AC PARAMETERS (PACKAGED PARTS) – CONTINUED
Symbol
Characteristic
TPDR
PD Pulse Width - Record
TPDP
PD Pulse Width - Play
TPDS
PD Pulse Width - Static
TPDH
Power Down Hold
TEOM
EOM Pulse Width
THD
Total Harmonic Distortion
POUT
Speaker Output Power
VOUT
Voltage Across Speaker Pins
VIN1 MIC Input Voltage
VIN2 ANA IN Input Voltage
VIN3 AUX IN Input Voltage
Min(2) Typ (1) Max(2)
— ISD1016A
— ISD1020A
— ISD1016A
— ISD1020A
— ISD1016A
— ISD1020A
— ISD1016A
— ISD1020A
— ISD1016A
— ISD1020A
— ISD1016A
— ISD1020A
— ISD1016A
— ISD1020A
0
0
25
31.25
12.5
15.625
100
100
12.5
15.6
1
1
12.5
12.5
50
50
— ISD1016A
— ISD1020A
2.5
2.5
— ISD1016A
— ISD1020A
20
20
— ISD1016A
— ISD1020A
— ISD1016A
— ISD1020A
50
50
1.25
1.25
Units
msec
msec
msec
msec
nsec
nsec
nsec
nsec
msec
msec
%
%
mW
mW
V p–p
V p–p
mV
mV
mV
mV
V p–p
V p–p
Conditions
(6)
(6)
(7)
(7)
(8)
(8)
@ 1 KHz
@ 1 KHz
REXT = 16 Ω(4)
REXT = 16 Ω(4)
REXT = 600 Ω
REXT = 600 Ω
Peak-to-Peak(5)
Peak-to-Peak(5)
Peak-to-Peak
Peak-to-Peak
REXT = 16 Ω
REXT = 16 Ω
1
NOTES: 1. Typical values @ TA = 25° C and 5.0 V.
2. All Min/Max limits are guaranteed by ISD via electrical testing or characterization. Not all specifications are 100% tested.
3. Low-frequency cutoff depends upon value of external capacitors (see Pin Descriptions).
4. From AUX IN; if ANA IN is driven at 50 mV p-p, the POUT= 12.2 mW, typical.
5. With 5.1 KΩ series resistor at ANA IN.
6. This is the minimum pulse width required to guarantee that a Record cycle will be interrupted. A LOW-going PD pulse
of less than this interval during Record may be ignored.
7. This is the minimum pulse width required to guarantee that a Playback cycle will be interrupted. A LOW-going PD pulse
of less than this interval during Playback may be ignored.
8. This is the minimum pulse width required to reset the device when in a static condition; i.e., not actively recording or
playing back.
9. Sampling Frequency and Playback Duration will vary as much as ± 2.25% over the commercial temperature and voltage
range and ± 5% over the industrial temperature and voltage range. For greater stability, an external clock can be utilized
(see Pin Descriptions).
10. Filter specification applies to the antialiasing filter and to the smoothing filter.
1–11
11 Page | ||
| Páginas | Total 20 Páginas | |
| PDF Descargar | [ Datasheet ISD1020AP.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ISD1020A | (ISD1000A Series) Single Chip Voice Record / Playback Devices 16 and 20 Second Durations |  ISD |
| ISD1020AG | Single-Chip Voice Record/Playback Devices 16- and 20-Second Durations | ETC |
| ISD1020AGI | Single-Chip Voice Record/Playback Devices 16- and 20-Second Durations | ETC |
| ISD1020AP | Single-Chip Voice Record/Playback Devices 16- and 20-Second Durations | ETC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |