|
|
Teilenummer | KC75118 |
|
Beschreibung | 1/5 INCH CCD IMAGE SENSOR FOR NTSC CAMERA | |
Hersteller | Samsung semiconductor | |
Logo | ||
Gesamt 20 Seiten KC75118C
1/5 INCH CCD IMAGE SENSOR FOR NTSC CAMERA
INTRODUCTION
The KC75118C is an interline transfer CCD area image
sensor developed for NTSC 1/5 inch optical format PC
cameras, object detector and image pattern recognizer. High
sensitivity is achieved through the adoption of Ye, Cy, Mg and
G complementary color mosaic filter, on-chip micro lenses.
This chip features a field integration read out system and an
electronic shutter with variable charge storage time.
14Pin Cer DIP
FEATURES
• Optical Size 1/5 inch Format
• Ye, Cy, Mg, G On-chip Complementary
Color Mosaic Filter
• Variable Speed Electronic Shutter
(1/60, 1/100 ~ 1/10, 000sec)
• Horizontal Register 3.3V ~ 5V Drive
• 14pin Ceramic DIP Package
• No Adjust Substrate Bias
• Field Integration Read Out System
• No DC Bias on Reset Gate
ORDERING INFORMATION
Device
KC75118C
Package
Operating
14Pin Cer DIP -10 °C ~ +60 °C
STRUCTURE
• Number of Total Pixels:
• Number of Effective Pixels:
• Chip Size:
• Unit Pixel Size:
• Optical Blacks & Dummies:
381(H) × 506(V)
362(H) × 492(V)
3.75mm(H) × 3.30mm(V)
8.10µm(H) × 4.45µm(V)
Refer to Figure Below
Vertical 1 Line (Even Field Only)
14 2
362
Effective
Imaging
Area
17
Dummy Pixels
Optical Black Pixels
Effective Pixels
OUTPUT
H-CCD
1
1/5 INCH CCD IMAGE SENSOR FOR NTSC CAMERA
Horizontal Transfer Clock Waveform Diagram
tr twh tf
90%
10%
VH L
V¥ÕH
twl
KC75118C
Reset Gate Clock Waveform Diagram
RG waveform
VR GLH
VR GLL
twl
Point A
tr twh tf
VR GH
V¥ÕR G
VRGL + 0.5V
VR GL
¥ÕH1 waveform
10%
VRGLH is the maximum value and VRGLL the minimum value of the coupling waveform in the period from Point A in
the diagram about to RG rise
VRGL = (VRGLH + VRGLL)/2, VFRG = VRGH - VRGL
Substrate Clock Waveform
100%
90%
VSU B
10%
0%
V¥ÕSU B
tr twh
tf
6
6 Page 1/5 INCH CCD IMAGE SENSOR FOR NTSC CAMERA
KC75118C
5. Measure the maximum and minimum illuminance output value (YMAX, YMIN) when the light intensity is adjusted
to make Y to be YA.
U = Y-----M-----A----X-Y----–-A---Y-----M-----I--N-- × 100(%)
6. Measure YD with the horizontal idling time transfer level as reference, when the device ambient temperature is
60 °C and all of the light sources are shielded.
7. Follow test method 6, measure the maximum (DMAX) and minimum illuminance output (DMIN).
∆D = DMAX – DMIN
8. Adjust the light intensity of Y signal output value by strobe light to 150mV (YA), calculate by below formula with
measuring the image lag signal which is qenerated by below timing diagram.
YLAG = (Ylag ⁄ 150) × 100(% )
FLD
SG1
Strobe
Timing
Output
Light
Y Signal
Output 150mV
YLag
12
12 Page | ||
Seiten | Gesamt 20 Seiten | |
PDF Download | [ KC75118 Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
KC75118 | 1/5 INCH CCD IMAGE SENSOR FOR NTSC CAMERA | Samsung semiconductor |
KC75118C | 1/5 INCH CCD IMAGE SENSOR FOR NTSC CAMERA | Samsung semiconductor |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |