|
|
PDF 74ABT16646 Data sheet ( Hoja de datos )
| Número de pieza | 74ABT16646 | |
| Descripción | 16-Bit Transceivers and Registers with 3-STATE Outputs | |
| Fabricantes | Fairchild Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74ABT16646 (archivo pdf) en la parte inferior de esta página. Total 9 Páginas | ||
|
No Preview Available !
October 1993
Revised November 1999
74ABT16646
16-Bit Transceivers and Registers with 3-STATE Outputs
General Description
The ABT16646 consists of bus transceiver circuits with 3-
STATE, D-type flip-flops, and control circuitry arranged for
multiplexed transmission of data directly from the input bus
or from the internal registers. Data on the A or B bus will be
clocked into the registers as the appropriate clock pin goes
to a high logic level. Control OE and direction pins are pro-
vided to control the transceiver function. In the transceiver
mode, data present at the high impedance port may be
stored in either the A or the B register or in both. The select
controls can multiplex stored and real-time (transparent
mode) data. The direction control determines which bus
will receive data when the enable control OE is Active
LOW. In the isolation mode (control OE HIGH), A data may
be stored in the B register and/or B data may be stored in
the A register.
Features
s Independent registers for A and B buses
s Multiplexed real-time and stored data
s A and B output sink capability of 64 mA, source
capability of 32 mA
s Guaranteed latchup protection
s High impedance glitch free bus loading during entire
power up and power down cycle
s Nondestructive hot insertion capability
Ordering Code:
Order Number Package Number
Package Description
74ABT16646CSSC
MS56A
56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300” Wide
74ABT16646CMTD
MTD56
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
Pin Descriptions
Pin Names
A0–A15
B0–B15
CPABn, CPBAn
SABn, SBAn
OEn
DIR
Description
Data Register A Inputs/
3-STATE Outputs
Data Register B Inputs/
3-STATE Outputs
Clock Pulse Inputs
Select Inputs
Output Enable Input
Direction Control Input
© 1999 Fairchild Semiconductor Corporation DS011644
www.fairchildsemi.com
1 page  
DC Electrical Characteristics
(SSOP Package)
Symbol
Parameter
Min
Typ
Max
Units
VCC
Conditions
CL = 50 pF, RL = 500Ω
VOLP
Quiet Output Maximum Dynamic VOL
0.7 1.2 V 5.0 TA = 25°C (Note 6)
VOLV
Quiet Output Minimum Dynamic VOL
−1.4
−1.0
V 5.0 TA = 25°C (Note 6)
VOHV
Minimum HIGH Level Dynamic Output Voltage
2.5
3.0
V 5.0 TA = 25° (Note 7)
VIHD
Minimum HIGH Level Dynamic Input Voltage
2.2
1.6
V 5.0 TA = 25°C (Note 8)
VILD Maximum LOW Level Dynamic Input Voltage
1.2 0.8 V 5.0 TA = 25°C (Note 8)
Note 6: Max number of outputs defined as (n). n − 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.
Note 7: Max number of outputs defined as (n). n − 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.
Note 8: Max number of data inputs (n) switching. n − 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (VILD), 0V to threshold (VIHD).
Guaranteed, but not tested.
AC Electrical Characteristics
(SSOP Package)
Symbol
Parameter
fMAX
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
tPZH
tPZL
tPHZ
tPLZ
Maximum Clock Frequency
Propagation Delay
Clock to Bus
Propagation Delay
Bus to Bus
Propagation Delay
SBAn or SABn to An to Bn
Enable Time
OEn to An or Bn
Disable Time
OEn to An or Bn
Enable Time
DIRn to An or Bn
Disable Time
DIRn to An or Bn
AC Operating Requirements
Min
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
TA = +25°C
VCC = +5.0V
CL = 50 pF
Typ
200
3.0
3.4
2.6
3.0
2.9
3.2
2.8
3.0
3.9
3.2
3.5
3.2
3.8
3.2
Max
4.9
4.9
4.5
4.5
5.0
5.0
5.5
5.5
6.0
6.0
5.5
5.5
6.5
6.5
TA = −40°C to +85°C
VCC = 4.5V–5.5V
CL = 50 pF
Min Max
1.5 4.9
1.5 4.9
1.5 4.5
1.5 4.5
1.5 5.0
1.5 5.0
1.5 5.5
1.5 5.5
1.5 6.0
1.5 6.0
1.5 5.5
1.5 5.5
1.5 6.5
1.5 6.5
Units
MHz
ns
ns
ns
ns
ns
ns
ns
Symbol
Parameter
tS(H)
tS(L)
tH(H)
tH(L)
tW(H)
tW(L)
Setup Time, HIGH
or LOW Bus to Clock
Hold Time, HIGH
or LOW Bus to Clock
Pulse Width,
HIGH or LOW
TA = +25°C
VCC = +5.0V
CL = 50 pF
Min Max
2.0
1.0
3.0
TA = −40°C to +85°C
VCC = 4.5V–5.5V
CL = 50 pF
Min Max
2.0
1.0
3.0
Units
ns
ns
ns
5 www.fairchildsemi.com
5 Page | ||
| Páginas | Total 9 Páginas | |
| PDF Descargar | [ Datasheet 74ABT16646.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74ABT16646 | 16-bit bus transceiver/register 3-State |  NXP Semiconductors |
| 74ABT16646 | 16-Bit Transceivers and Registers with 3-STATE Outputs | Fairchild Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |