|
|
PDF 74ALVC02BQ Data sheet ( Hoja de datos )
| Número de pieza | 74ALVC02BQ | |
| Descripción | Quad 2-input NOR gate | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de 74ALVC02BQ (archivo pdf) en la parte inferior de esta página. Total 13 Páginas | ||
|
No Preview Available !
INTEGRATED CIRCUITS
DATA SHEET
74ALVC02
Quad 2-input NOR gate
Product specification
Supersedes data of 2003 Feb 05
2003 Jul 14
1 page  
Philips Semiconductors
Quad 2-input NOR gate
Product specification
74ALVC02
RECOMMENDED OPERATING CONDITIONS
SYMBOL
VCC
VI
VO
Tamb
tr, tf
PARAMETER
supply voltage
input voltage
output voltage
operating ambient temperature
input rise and fall times
CONDITIONS
VCC = 1.65 to 3.6 V
VCC = 0 V; Power-down mode
VCC = 1.65 to 2.7 V
VCC = 2.7 to 3.6 V
MIN.
1.65
0
0
0
−40
0
0
MAX.
3.6
3.6
VCC
4.6
+85
20
10
UNIT
V
V
V
V
°C
ns/V
ns/V
LIMITING VALUES
In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).
SYMBOL
VCC
IIK
VI
IOK
VO
PARAMETER
supply voltage
input diode current
input voltage
output diode current
output voltage
IO
ICC, IGND
Tstg
Ptot
output source or sink current
VCC or GND current
storage temperature
power dissipation
CONDITIONS
VI < 0
VO > VCC or VO < 0
notes 1 and 2
Power-down mode; note 2
VO = 0 to VCC
Tamb = −40 to +85 °C; note 3
MIN.
−0.5
−
−0.5
−
−0.5
−0.5
−
−
−65
−
MAX.
+4.6
−50
+4.6
±50
VCC + 0.5
+4.6
±50
±100
+150
500
UNIT
V
mA
V
mA
V
V
mA
mA
°C
mW
Notes
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. When VCC = 0 V (Power-down mode), the output voltage can be 3.6 V in normal operation.
3. For SO14 packages: above 70 °C derate linearly with 8 mW/K.
For TSSOP14 packages: above 60 °C derate linearly with 5.5 mW/K.
For DHVQFN14 packages: above 60 °C derate linearly with 4.5 mW/K.
2003 Jul 14
5
5 Page 
Philips Semiconductors
Quad 2-input NOR gate
Product specification
74ALVC02
DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
14 terminals; body 2.5 x 3 x 0.85 mm
SOT762-1
D BA
terminal 1
index area
A
A1
E
c
detail X
terminal 1
index area
e
2
L
1
Eh
14
e1
b
6
vM CAB
wM C
7
e
8
y1 C
C
y
13 9
Dh
0 2.5
scale
DIMENSIONS (mm are the original dimensions)
UNIT
A(1)
max.
A1
b
c D(1) Dh
mm
1
0.05
0.00
0.30
0.18
0.2
3.1 1.65
2.9 1.35
E(1) Eh
2.6 1.15
2.4 0.85
e
0.5
e1
2
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.
OUTLINE
VERSION
IEC
REFERENCES
JEDEC
JEITA
SOT762-1
---
MO-241
---
5 mm
X
L v w y y1
0.5
0.3
0.1 0.05 0.05
0.1
EUROPEAN
PROJECTION
ISSUE DATE
02-10-17
03-01-27
2003 Jul 14
11
11 Page | ||
| Páginas | Total 13 Páginas | |
| PDF Descargar | [ Datasheet 74ALVC02BQ.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74ALVC02BQ | Quad 2-input NOR gate | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |