Datenblatt-pdf.com


M-986-2A1 Schematic ( PDF Datasheet ) - Clare Inc.

Teilenummer M-986-2A1
Beschreibung MF Transceiver
Hersteller Clare Inc.
Logo Clare  Inc. Logo 




Gesamt 13 Seiten
M-986-2A1 Datasheet, Funktion
Features
Direct A-Law or µ-Law PCM digital input
2.048 Mb/s clocking
Operates with standard codecs for analog interfac-
ing
Microprocessor read/write interface
Binary or 2-of-6 data formats
Dual-channel
5 volt power
Applications
Test equipment
Trunk adapters
Paging terminals
Traffic recorders
PBXs
M-986-2A1
MF Transceiver
Description
The M-986-2A1 dual channel MF Transceiver con-
tains all the logic necessary to transmit and receive
(North American) CCITT Region 1 multifrequency
signals on one integrated circuit (IC).
Operating with a 20.48 MHz crystal, the M-986 is
capable of providing a direct digital interface to a m-
law or A-law encoded PCM digital input. Each channel
can be connected to an analog source using a coder-
decoder (codec) as shown in the Block Diagram
below.
The M-986 is configured and controlled through an
integral coprocessor port.
Ordering Information
Part #
M-986-2A1P
M-986-2A1PL
Description
40-pin plastic DIP
44-pin PLCC
Block Diagram
DS-M986-2A1
www.clare.com
1






M-986-2A1 Datasheet, Funktion
M-986-2A1
Serial Port Timing
Parameter
td (CH-FR)
td (DX1-CL)
td (DX2-CL)
th (DX)
tsu (DR)
th (DR)
tc (SCLK)
tf (SCLK)
tr (SCLK)
tw (SCLKL)
tw (SCLKH)
tsu (FS)
Internal framing delay from SCLK rising edge
DX bit 1 valid before SCLK falling edge
DX bit 2 valid before SCLK falling edge
DX hold time after SCLK falling edge
DR setup time before SCLK falling edge
DR hold time after SCLK falling edge
Serial port clock cycle time
Serial port clock fall time
Serial port clock rise time
Serial port clock low-pulse duration*
Serial port clock high-pulse duration*
FSX/FSR setup time before SCLK falling edge
* The duty cycle of the serial port clock must be within 45% to 55%.
External Frequency Specifications
tC(MC)
tr(MC)
tf(MC)
Parameter
Master clock cycle time
Rise time master clock input
Pulse duration master clock
Recommended Operating Conditions
Parameter
VCC Supply voltage
VSS Supply voltage
VIH High-level input voltage
VIL Low-level input voltage
IOH High-level output current (all outputs)
IOL Low-level output current (all outputs)
TA Operating free-air temperature
All inputs except CLKIN
CLKIN
MC/PM
All inputs except MC/MP
MC/MP
Min
Nom
Max Unit
- - 70 ns
20 -
- ns
20 -
- ns
244 -
- ns
20 -
- ns
20 -
- ns
399
488.28
4770
ns
- - 30 ns
- - 30 ns
220
244.14
2500
ns
220
244.14
2500
ns
100 -
- ns
Min
48.818
-
20
Nom
48.828
5
-
Max
48.838
10
-
Unit
ns
ns
ns
Min Nom Max Unit
4.75 5 5.25 V
- 0 -V
2 - -V
3 - -V
2.2 -
-V
- - 0.8 V
- - 0.6 V
- - -300 µA
- - 2 mA
0 - 70 ˚C
6
www.clare.com
Rev. 3

6 Page









M-986-2A1 pdf, datenblatt
M-986-2A1
Mechanical Dimensions
Tolerances
(inches)
Metric (mm)
Min Max Min Max
A-
.250
A1 .015
-
B .014
.022
B1 .030
.070
C .008
.015
D 1.98
2.095
E .600
.625
E1 .485
.580
e .100 BSC
L .115
.200
- 6.35
.39
.36 .56
.77 1.78
.20 .38
50.30
53.20
15.24
15.87
12.32
14.73
2.54 BSC
2.93 5.08
Tolerances
(inches)
Metric (mm)
Min Max Min Max
A .165
.180
4.19
4.57
A1 .090 .20 2.29 5.08
A2 .062
.083
1.58
2.11
C .020 min
.51 min
D .685
.695
17.40
17.65
D1 .650
.653
16.51
16.66
12
www.clare.com
Rev. 3

12 Page





SeitenGesamt 13 Seiten
PDF Download[ M-986-2A1 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
M-986-2A1MF TransceiverClare  Inc.
Clare Inc.
M-986-2A1PMF TransceiverClare  Inc.
Clare Inc.
M-986-2A1PLMF TransceiverClare  Inc.
Clare Inc.

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche