Datenblatt-pdf.com


4015B Schematic ( PDF Datasheet ) - Intersil Corporation

Teilenummer 4015B
Beschreibung CMOS Dual 4-Stage Static Shift Register With Serial Input/Parallel Output
Hersteller Intersil Corporation
Logo Intersil Corporation Logo 




Gesamt 8 Seiten
4015B Datasheet, Funktion
CD4015BMS
December 1992
CMOS Dual 4-Stage Static Shift Register
With Serial Input/Parallel Output
Features
Pinout
• High-Voltage Type (20V Rating)
• Medium Speed Operation 12MHz (typ.) Clock Rate at
VDD - VSS = 10V
• Fully Static Operation
• 8 Master-Slave Flip-Flops Plus Input and Output Buffering
• 100% Tested For Quiescent Current at 20V
• 5V, 10V and 15V Parametric Ratings
• Standardized Symmetrical Output Characteristics
• Maximum Input Current of 1µA at 18V Over Full Pack-
age-Temperature Range; 100nA at 18V and 25oC
• Noise Margin (Full Package-Temperature Range) =
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Applications
• Serial-Input/Parallel-Output Data Queueing
• Serial to Parallel Data Conversion
• General-Purpose Register
Description
CD4015BMS consists of two identical, independent, 4-stage
serial-input/parallel output registers. Each register has inde-
pendent CLOCK and RESET inputs as well as a single serial
DATA input. “Q” outputs are available from each of the four
stages on both registers. All register stages are D type, mas-
ter-slave flip-flops. The logic level present at the DATA input
is transferred into the first register stage and shifted over one
stage at each positive-going clock transition. Resetting of all
stages is accomplished by a high level on the reset line.
Register expansion to 8 stages using one CD4015BMS
package, or to more than 8 stages using additional
CD4015BMS’s is possible.
The CD4015BMS is supplied in these 16 lead outline pack-
ages:
CD4015BMS
TOP VIEW
CLOCK B 1
Q4B 2
Q3A 3
Q2A 4
Q1A 5
RESET A 6
DATA A 7
VSS 8
16 VDD
15 DATA B
14 RESET B
13 Q1B
12 Q2B
11 Q3B
10 Q4A
9 CLOCK A
Functional Diagram
DATA A
CLOCK A
RESET A
7
9
6
DATA B
CLOCK B
RESET B
15
1
14
VDD
16
4
STAGE
4
STAGE
5
Q1A
4
Q2A
3 Q3A
10 Q4A
13
Q1B
12
Q2B
11
Q3B
2
Q4B
8
VSS
Braze Seal DIP H4X
Frit Seal DIP
H1F
Ceramic Flatpack H6W
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-89
File Number 3295






4015B Datasheet, Funktion
Logic Diagram
Specifications CD4015BMS
Q1 13 (5) Q2 12 (4) Q3 11 (3) Q4 2 (10)
DATA
* 15
(7)
CLOCK
*1
(9)
DQ
CL Q
R
RESET
* 14
(6)
VDD
DQ
CL Q
R
D
CL
p
n
CL
VSS
*ALL INPUTS ARE PROTECTED
BY CMOS PROTECTION
NETWORK
DQ
CL Q
R
CL
p
n
CL
DQ
DQ
CL Q
R
CL
p
n
CL
R
CL Q
R
CL
Q CL
Q
CL
p
n
CL
FIGURE 1. CD4015BMS LOGIC DIAGRAM
TRUTH TABLE
CL D R Q1 Qn
0 0 0 Qn-1
1 0 1 Qn-1
X 0 Q1 Qn
X X10 0
X = Don’t care Case
(No Change)
CL
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
Sales Office Headquarters
NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240
EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05
ASIA
Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029
94

6 Page







SeitenGesamt 8 Seiten
PDF Download[ 4015B Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
40150Toroidal Surface Mount InductorsC&D Technologies
C&D Technologies
40151Toroidal Surface Mount InductorsC&D Technologies
C&D Technologies
4015BCMOS Dual 4-Stage Static Shift Register With Serial Input/Parallel OutputIntersil Corporation
Intersil Corporation

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche