Datenblatt-pdf.com


3958 Schematic ( PDF Datasheet ) - Allegro MicroSystems

Teilenummer 3958
Beschreibung DMOS FULL-BRIDGE PWM MOTOR DRIVER
Hersteller Allegro MicroSystems
Logo Allegro MicroSystems Logo 




Gesamt 12 Seiten
3958 Datasheet, Funktion
3958
A3958SLB
CP 1
CP2 2
CP1 3
θ
PHASE 4
OSC 5
GROUND 6
GROUND 7
LOGIC SUPPLY 8 VCC
ENABLE 99
DATA 10
CLOCK 11
STROBE 12
24 VREG
23 RANGE
NC 22 NO
CONNECTION
21 OUTB
VBB 20 LOAD SUPPLY
19 GROUND
18 GROUND
17 SENSE
16 OUTA
NC 15
NO
CONNECTION
14 MODE
÷ 13 REF
Dwg. PP-069
Note that the A3958SLB(SOIC) and A3958SB
(DIP) do not share a common terminal
assignment.
ABSOLUTE MAXIMUM RATINGS
Load Supply Voltage, VBB .................. 50 V
Output Current, IOUT ........................ ±2.0 A
Logic Supply Voltage, VDD ................ 7.0 V
Input Voltage, VIN .... -0.3 V to VDD + 0.3 V
Sense Voltage, VS ............................ 0.5 V
Reference Voltage, VREF .................. 2.7 V
Package Power Dissipation (TA = 25°C), PD
A3958SB ................................. 3.1 W*
A3958SLB ............................... 2.2 W*
Operating Temperature Range,
TA ............................... -20°C to +85°C
Junction Temperature,
TJ ............................................ +150°C
Storage Temperature Range,
TS ............................. -55°C to +150°C
Output current rating may be limited by duty cycle,
ambient temperature, and heat sinking. Under any
set of conditions, do not exceed the specified
current rating or a junction temperature of 150°C.
* Per SEMI G42-88 Specification.
DMOS FULL-BRIDGE PWM
MOTOR DRIVER
Designed for pulse-width modulated (PWM) current control of dc
motors, the A3958SB and A3958SLB are capable of continuous output
currents to ±2 A and operating voltages to 50 V. Internal fixed off-
time PWM current-control timing circuitry can be programmed via a
serial interface to operate in slow, fast, and mixed current-decay
modes.
PHASE and ENABLE input terminals are provided for use in
controlling the speed and direction of a dc motor with externally
applied PWM-control signals. The ENABLE input can be
programmed via the serial port to PWM the bridge in fast or slow
current decay. Internal synchronous rectification control circuitry is
provided to reduce power dissipation during PWM operation.
Internal circuit protection includes thermal shutdown with
hysteresis, and crossover-current protection. Special power-up
sequencing is not required.
The A3958SB/SLB is supplied in a choice of two power
packages, a 24-pin plastic DIP with a copper batwing tab (package
suffix ‘B’), and a 24-lead plastic SOIC with a copper batwing tab
(package suffix ‘LB’). In both cases, the power tab is at ground
potential and needs no electrical isolation.
FEATURES
I ±2 A, 50 V Continuous Output Rating
I Low rDS(on) Outputs (270 m, Typical)
I Programmable Mixed, Fast, and Slow Current-Decay Modes
I Serial Interface Controls Chip Functions
I Synchronous Rectification for Low Power Dissipation
I Internal UVLO and Thermal-Shutdown Circuitry
I Crossover-Current Protection
Always order by complete part number:
Part Number
Package
A3958SB
24-pin batwing DIP
A3958SLB
24-lead batwing SOIC
RθJA
40°C/W
56°C/W
RθJT
6°C/W
6°C/W






3958 Datasheet, Funktion
3958
DMOS FULL-BRIDGE
PWM MOTOR DRIVER
FUNCTIONAL DESCRIPTION (continued)
D15 Phase Logic. Bit D15, in conjunction with
PHASE, determines if the device is operating in the
forward (PHASE D15) or reverse (PHASE = D15) state.
PHASE D15
00
10
01
11
State
Reverse
Forward
Forward
Reverse
OUTA
Low
High
High
Low
OUTB
High
Low
Low
High
D16 Gm Range Select. Bit D16, in conjunction with
RANGE, determines if VREF is divided by 5 (RANGE
D16) or by 10 (RANGE = D16).
RANGE D16 Divider
0 0 ÷10
1 0 ÷5
0 1 ÷5
1 1 ÷10
D17 Internal PWM Mode. Bit D17, in conjunction with
MODE, selects slow (MODE D17) or mixed (MODE =
D17) current decay.
MODE D17
00
10
01
11
Current-Decay Mode
Mixed
Slow
Slow
Mixed
D18 Test Mode. Bit D18 low (default) operates the
device in normal mode. D18 is only used for testing
purposes. The user should never change this bit.
D19 Sleep Mode. Bit D19 selects a Sleep mode to
minimize power consumption when not in use. This
disables much of the internal circuitry including the
regulator and charge pump. On power up the serial port is
initialized to all 0s. Bit D19 should be programmed high
for 1 ms before attempting to enable any output driver.
D19 Sleep Mode
0 Sleep
1 Normal
Serial Port Write Timing Operation. Data is clocked
into the shift register on the rising edge of the CLOCK
signal. Normally STROBE will be held high, only
brought low to initiate a write cycle. Refer to diagram
below and these specifications for the minimum timing
requirements.
A. DATA setup time ......................................... 15 ns
B. DATA hold time ........................................... 10 ns
C. Setup STROBE to CLOCK rising edge ....... 50 ns
D. CLOCK high pulse width ............................ 50 ns
E. CLOCK low pulse width .............................. 50 ns
F. Setup CLOCK rising edge to STROBE ....... 50 ns
G. STROBE pulse width ................................... 50 ns
STROBE
CLOCK
DATA
Serial Port Write Timing
CD
AB
D19
E
D18
F
D0
G
Dwg. WP-038
115 Northeast Cutoff, Box 15036
6 Worcester, Massachusetts 01615-0036 (508) 853-5000

6 Page









3958 pdf, datenblatt
3958
DMOS FULL-BRIDGE
PWM MOTOR DRIVER
The products described here are manufactured under one or more
U.S. patents or U.S. patents pending.
Allegro MicroSystems, Inc. reserves the right to make, from time to
time, such departures from the detail specifications as may be
required to permit improvements in the performance, reliability, or
manufacturability of its products. Before placing an order, the user is
cautioned to verify that the information being relied upon is current.
Allegro products are not authorized for use as critical components
in life-support devices or systems without express written approval.
The information included herein is believed to be accurate and
reliable. However, Allegro MicroSystems, Inc. assumes no responsi-
bility for its use; nor for any infringement of patents or other rights of
third parties which may result from its use.
115 Northeast Cutoff, Box 15036
12 Worcester, Massachusetts 01615-0036 (508) 853-5000

12 Page





SeitenGesamt 12 Seiten
PDF Download[ 3958 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
3951FULL-BRIDGE PWM MOTOR DRIVERAllegro MicroSystems
Allegro MicroSystems
3952FULL-BRIDGE PWM MOTOR DRIVERAllegro MicroSystems
Allegro MicroSystems
3953FULL-BRIDGE PWM MOTOR DRIVERAllegro MicroSystems
Allegro MicroSystems
3955FULL-BRIDGE PWM MICROSTEPPING MOTOR DRIVERAllegro MicroSystems
Allegro MicroSystems
3957FULL-BRIDGE PWM MICROSTEPPING MOTOR DRIVERAllegro MicroSystems
Allegro MicroSystems

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche