Datenblatt-pdf.com


AD647 Schematic ( PDF Datasheet ) - Analog Devices

Teilenummer AD647
Beschreibung Ultralow Drift/ Dual BiFET Op Amp
Hersteller Analog Devices
Logo Analog Devices Logo 




Gesamt 6 Seiten
AD647 Datasheet, Funktion
a
FEATURES
Low Offset Voltage Drift
Matched Offset Voltage
Matched Offset Voltage Over Temperature
Matched Bias Currents
Crosstalk: –124 dB at 1 kHz
Low Bias Current: 35 pA max Warmed Up
Low Offset Voltage: 250 V max
Low Input Voltage Noise: 2 V p-p
High Open Loop Gain: 108 dB
Low Quiescent Current: 2.8 mA max
Low Total Harmonic Distortion
Standard Dual Amplifier Pinout
Available in Hermetic Metal Can Package, Hermetic
Surface Mount (20-Pin LCC) and Chip Form
MIL-STD-883B Processing Also Available
Single Version Available: AD547
Ultralow Drift,
Dual BiFET Op Amp
AD647
PRODUCT DESCRIPTION
The AD647 is an ultralow drift, dual JFET amplifier that com-
bines high performance and convenience in a single package.
The AD647 uses the most advanced ion-implantation and laser
wafer drift trimming technologies to achieve the highest perfor-
mance currently available in a dual JFET. Ion-implantation per-
mits the fabrication of matched JFETs on a monolithic bipolar
chip. Laser wafer drift trimming trims both the initial offset volt-
age and its drift with temperature to provide offsets as low as
100 µV (250 µV max) and drifts of 2.5 µV/°C max.
In addition to outstanding individual amplifier performance, the
AD647 offers guaranteed and tested matching performance on
critical parameters such as offset voltage, offset voltage drift and
bias currents.
The high level of performance makes the AD647 especially well
suited for high precision instrumentation amplifier applications
that previously would have required the costly selection and
matching of space wasting single amplifiers.
The AD647 is offered in four performance grades, three com-
mercial (the J, K and L) and one extended (the S). All are sup-
plied in hermetically sealed 8-pin TO-99 packages and are
available processed to MIL-STD-883B. The LCC version is
also available processed to MIL-STD-883B.
PRODUCT HIGHLIGHTS
1. The AD647 is guaranteed and tested to tight matching speci-
fications to ensure high performance and to eliminate the se-
lection and matching of single devices.
2. Laser wafer drift trimming reduces offset voltage and offset
voltage drifts to 250 µV and 2.5 µV/°C max.
3. Voltage noise is guaranteed at 4 µV p-p max (0.1 Hz to
10 Hz) on K, L and S grades.
4. Bias current (35 pA K, L, S; 75 pA J) is specified after five
minutes of operation.
5. Total supply current is a low 2.8 mA max.
6. High open loop gain ensures high linearity in precision instru-
mentation amplifier applications.
7. The standard dual amplifier pinout permits the direct substi-
tution of the AD647 for lower performance devices.
8. The AD647 is available in chip form.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703






AD647 Datasheet, Funktion
AD647
The picoamp level input current and low offset voltage of the
AD647 make it suitable for wide dynamic range log amplifiers.
Figure 25 is a schematic of a log ratio circuit employing the
AD647 that can achieve less than 1% conformance error over
5 decades of current input, 1 nA to 100 µA. For voltage inputs,
the dynamic range is typically 50 mV to 10 V for 1% error,
limited on the low end by the amplifiers’ input offset voltage.
The conversion between current (or voltage) input and log out-
put is accomplished by the base-emitter junctions of the dual
transistor Q1. Assuming Q1 has β > 100, which is the case for
the specified transistor, the base-emitter voltage on side 1 is to a
close approximation
VBE A = kT/q ln I1/IS1
This circuit is arranged to take the difference of the VBEs of Q1A
and Q1B, thus producing an output voltage proportional to the
log of the ratio of the inputs
VOUT = –K (VBE A VBE B) =
KkT
q
(ln
I1/IS1
–ln
I2/IS2)
cuits. DC error sources such as offset voltage and bias currents
represent the largest individual contributors to output error.
Offset voltages will be passed by the filtering network and may,
depending on the design of the filter circuit, be amplified and
generate unacceptable output offset voltages. In filter circuits for
low frequency ranges large value resistors are used to generate
the low-pass filter function. Input bias currents passing through
these resistors will generate an additional offset voltage that will
also be passed to the output of the filter.
The use of the AD647 will minimize these error sources and,
therefore, maximize filter accuracy. The wide variety of perfor-
mance levels of the AD647 allows for just the amount of accu-
racy required for any given application.
AD647 AS AN INSTRUMENTATION AMPLIFIER
The circuit shown in Figure 26 uses the AD647 to construct an
ultra high precision instrumentation amplifier. In this type of
application the matching characteristics of a monolithic dual
amplifier are crucial to ensure high performance.
VOUT = –K kT/q ln Il /I2
The scaling constant, K is set by R1 and RTC to about 16, to
produce a 1 V change in output voltage per decade difference in
input signals. RTC is a special resistor with a +3500 ppm/°C
temperature coefficient, which makes K inversely proportional
to temperature, compensating for the “T” in kT/q. The log ratio
transfer characteristic is therefore independent of temperature.
This particular log ratio circuit is free from the dynamic prob-
lems that plague many other log circuits. The –3 dB bandwidth
is 50 kHz over the top 3 decades, 100 nA to 100 µA, and de-
creases smoothly at lower input levels. This circuit needs no
additional frequency compensation for stable operation from
input current sources, such as photodiodes, which may have
100 pF of shunt capacitance. For larger input capacitances a
20 pF integration capacitor around each amplifier will provide a
smoother frequency response.
This log ratio amplifier can be readily adjusted for optimum
accuracy by following this simple procedure. First, apply V1 =
V2 = –10.00 V and adjust “Balance” for VOUT = 0.00 V. Next
apply V1 = –10.00 V, V2 = –100 V and adjust gain for VOUT =
+1.00 V. Repeat this procedure until gain and balance readings
are within 2 mV of ideal values.
ACTIVE FILTERS
In active low-pass filtering applications the dc accuracy of the
amplifiers used is critical to the performance of the filter cir-
Figure 26. Precision FET Input Instrumentation Amplifier
The use of an AD647L as the input amplifier A1, guarantees
maximum offset voltage of 250 µV, drift of 2.5 µV/°C and bias
currents of 35 pA. A2 serves two less critical functions in the
amplifier and, therefore can be an AD647J. Amplifier A is an ac-
tive data guard which increases ac CMRR and minimizes extra-
neous signal pickup and leakage. Amplifier B is the output
amplifier of the instrumentation amplifier. To attain the preci-
sion available from this configuration, a great deal of care
should be taken when selecting the external components.
CMRR will depend on the matching of resistors R1, R2, R3,
and R4. The gain drift performance of this circuit will be af-
fected by the matching TC of the resistors used.
TO-99
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
E-20A
–6– REV. A

6 Page







SeitenGesamt 6 Seiten
PDF Download[ AD647 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
AD640DC-Coupled Demodulating 120 MHz Logarithmic AmplifierAnalog Devices
Analog Devices
AD6402IF Transceiver SubsystemAnalog Devices
Analog Devices
AD641250 MHz Demodulating Logarithmic AmplifierAnalog Devices
Analog Devices
AD6411DECT RF TransceiverAnalog Devices
Analog Devices
AD642Precision/ Low Cost Dual BiFET Op AmpAnalog Devices
Analog Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche