DataSheet.es    


PDF TW6816 Data sheet ( Hoja de datos )

Número de pieza TW6816
Descripción 4-CH Audio/Video Decoders
Fabricantes Intersil 
Logotipo Intersil Logotipo



Hay una vista previa y un enlace de descarga de TW6816 (archivo pdf) en la parte inferior de esta página.


Total 30 Páginas

No Preview Available ! TW6816 Hoja de datos, Descripción, Manual

Techwell
NOT RECOMMENDED FOR NEW DESIGNS
Contact our Technical Support Center at
1-888-INTERSIL or www.intersil.com/tsc
4-CH Audio/Video Decoders with 66MHz PCI
Interface
TW6816
Features
Video Decoder
NTSC (M, 4.43) and PAL (B, D, G, H, I, M, N, N
combination), PAL (60), SECAM support with automatic
format detection
Software selectable analog inputs allows any of 4 CVBS
per one video ADC
Four 10-bit ADCs and analog clamping circuit for CVBS
input.
Fully programmable static gain or automatic gain control
for the Y channel
Programmable white peak control for CVBS channel
4-H adaptive comb filter Y/C separation
PAL delay line for color phase error correction
Image enhancement with 2D peaking and CTI.
Digital sub-carrier PLL for accurate color decoding
Digital Horizontal PLL for synchronization processing and
pixel sampling
Advanced synchronization processing and sync detection
for handling non-standard and weak signal
Programmable hue, brightness, saturation, contrast,
sharpness, Gamma control, and noise suppression
Automatic color control and color killer
Detection of level of copy protection according to
Macrovision standard
Programmable output cropping
Video Scaler
High quality horizontal filtered scaling with arbitrary scale
down ratio
Phase accuracy better than 1/32 pixel
Selectable anti-alias filter
Audio Capture
Four 10-bit ADC for Analog Sound digitizing
Programmable Sampling rate
PCI
66MHz/33MHz PCI with M66EN interface
PCI Rev. 2.2-3.0 compliant
ACPI support
Integrated Video/Audio DMA controller
Support both selectable one real-time video and 4x
switching non real-time video
Miscellaneous
Programmable RGB and YCbCr color space conversion
400Kbps Two-wire MPU serial bus Master interface
Power-down mode
Single 27MHz crystal for all standards
5V tolerant I/O
1.8 V power supply
100-pin LQFP package
FN7753.0
July 7, 2011
1
1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas Inc. 2011. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.

1 page




TW6816 pdf
TW6816
0x000 VDMAC[3:0] .........................................................68
0x004 VDMAP_SA..........................................................68
0x008 VDMAP_EXE .......................................................68
0x00C VDMAP_PP.........................................................68
0x01C INTSTAT..............................................................69
0x01C INTSTAT (cont.) ..................................................70
0x020 INTMASK .............................................................70
0x02C RGB_PAT............................................................71
0x040 Video Capture Control .........................................72
0x04C VIDEO FRAME DROP CONTROL ....................72
0x058 DEVICE ID ...........................................................73
0x058 SUBSYSTEM ID ..................................................73
0x078 M66EN..................................................................73
0x204 Decoder Status Register 1 (STATUS1) ..............74
0x208 Input Format (INFORM).......................................75
0x210 GAMMA and HSYNC Delay Control...................75
0x218 Analog Control Register (ACNTL) .......................76
0x21C Cropping Register High (CROP_HI)...................76
0x220 Vertical Delay Register Low (VDELAY_LO) .......76
0x224 Vertical Active Register Low (VACTIVE_LO) .....77
0x228 Horizontal Delay Register Low (HDELAY_LO)...77
0x22C Horizontal Active Register Low (HACTIVE_LO) 77
0x230 Control Register I (CNTRL1) ...............................78
0x234 Vertical Scaling Register, Low (VSCALE_LO)....78
0x238 Scaling Register High (SCALE_HI).....................78
0x23C Horizontal Scaling Register Low (HSCALE_LO)78
0x240 BRIGHTNESS Control Register (BRIGHT) ........79
0x244 CONTRAST Control Register (CONTRAST) .....79
0x248 SHARPNESS Control Register I (SHARPNESS)79
0x24C Chroma (U) Gain Register (SAT_U)...................79
0x250 Chroma (V) Gain Register (SAT_V)....................80
0x254 Hue Control Register (HUE) ................................80
0x25C Vertical Sharpness (VSHARP) ...........................80
0x260 Coring Control Register (CORING).....................81
0x268 Analog Control II...................................................81
0x270 Standard Selection (SDT)....................................82
0x274 Standard Recognition (SDTR).............................83
0x278 NT50.....................................................................83
0x280 Clamping Gain (CLMPG).....................................83
0x284 Individual AGC Gain (IAGC)................................84
0x288 AGC Gain (AGCGAIN) ........................................84
0x28C White Peak Threshold (PEAKWT)......................84
0x290Clamp level (CLMPL)............................................84
0x294Sync Amplitude (SYNCT) .....................................84
0x298 Sync Miss Count Register (MISSCNT)...............85
0x29C Clamp Position Register (PCLAMP)...................85
0x2A0 Vertical Control I (VCNTL1).................................85
0x2A4 Vertical Control II (VCNTL2)................................85
0x2A8 Color Killer Level Control (CKILL) .......................86
0x2AC Comb Filter Control (COMB) ..............................86
0x2B0 Luma Delay and H Filter Control (LDLY)............86
0x2B4 Miscellaneous Control I (MISC1) ........................87
0x2B8 LOOP Control Register (LOOP)..........................87
0x2BC Miscellaneous Control II (MISC2).......................87
0x2C0 Macrovision Detection (MVSN)...........................88
0x2C4 Decoder Chip STATUS II (STATUS2) ..............89
0x2C8 H Monitor (HFREF) .............................................89
0x2CC CLAMP MODE (CLMD) .....................................89
0x2D0 ID Detection Control (IDCNTL) ...........................90
0x2D4 Clamp Control I (CLCNTL1)................................90
0x3DC Field2 Cropping High (F2CROP_HI) .................90
0x3E0 Field2 Vertical Delay Low (F2VDELAY_LO) ......91
0x3E4 Field2 Vertical Active Low (F2VACTIVE_LO) ....91
0x3E8 Field2 Horizontal Delay Low (F2HDELAY_LO)..91
0x3EC Field2 Horizontal Active Low (F2HACTIVE_LO)91
0x3F0 Field2 Control (F2CNT) .......................................92
0x3F4 Field2 Vertical Scaling Low (F2VSCALE_LO)....92
0x3F8 Field2 Scaling High (F2SCALE_HI) ...................92
0x3FC Field2 Horizontal Scaling Low (F2HSCALE_LO)92
5
PCI Configuration Space Registers for Audio ...................... 93
0x00 Vendor ID and Device ID....................................... 93
0x04 Command and Status Register............................. 93
0x08 Revision ID and Class Code ................................. 94
0x0C Cache Line Size.................................................... 94
0x0D Latency Timer ....................................................... 94
0x0E Header Type.......................................................... 94
0x10 Base Address 0 ..................................................... 94
0x2C Subsystem ID and Subsystem Vendor ID ........... 95
0x34 Capabilities Pointer................................................ 95
0x3C Interrupt Line, Interrupt Pin, Min_Gnt, Max_Lat... 95
0x44 Power Management Capabilities .......................... 96
0x48 Power Management Control/Status...................... 96
PCI Memory Space Registers for Audio............................... 97
Function 4 Audio 1 Memory Register Summary .............. 97
Function 4 Audio 1 Memory Register Description ..........100
0x000 ADMAC..............................................................100
0x004ADMAP_SA ........................................................100
0x008 ADMAP_EXE.....................................................100
0x00C ADMAP_PP ......................................................100
0x010 Audio Control1 (ACTL1)....................................101
0x014 AUDIO PACKET (APACKET)...........................101
0x018 Audio Control2 (ACTL2)....................................102
0x01C Audio Interrupt Status (AINTSTAT)..................102
0x020 Audio Interrupt Mask (AINTMASK)...................103
0x024 AIGAIN...............................................................103
0x024 Audio ADC Digital Input Offset control..............103
0x02C Adjusted Audio ADC data value.......................103
0x030 Audio Reset (ARSTN) .......................................104
0x034 PALKREF6816 ..................................................104
0x03C VACLKREF6816...............................................104
0x040 Audio Clock Selection........................................104
0x044 Video Decoder Status(VIN4 input video)..........105
0x044 Video Decoder Status(VIN3 input video)..........106
0x044 Video Decoder Status(VIN2 input video)...........107
0x044 Video Decoder Status(VIN1 input video)..........108
0x04C Audio Detection Status .....................................108
0x058 DEVICE ID.........................................................109
0x05C SUBSYSTEM....................................................109
0x060 ADMAERRPASS...............................................109
0x064 ADROPVALUE..................................................110
0x068 Audio Clock Increment (ACKI)..........................110
0x06C Audio Clock Number (ACKN)...........................110
0x070 Audio ACKG Control .........................................111
0x074 Audio Detection .................................................111
0x078 Audio Detection Threshold................................112
0x07C Audio ADC control ............................................112
Function 5/6/7 Audio 2/3/4 Memory Register Summary 113
Function 5/6/7 Audio 2/3/4 Memory Register Description116
0x000 ADMAC..............................................................116
0x004ADMAP_SA ........................................................116
0x008 ADMAP_EXE.....................................................116
0x00C ADMAP_PP ......................................................116
0x010 Audio Control1 (ACTL1)....................................117
0x014 AUDIO PACKET (APACKET)...........................117
0x018 Audio Control2 (ACTL2)....................................117
0x01C Audio Interrupt Status (AINTSTAT)..................118
0x020 Audio Interrupt Mask (AINTMASK)...................118
0x024 AIGAIN...............................................................119
0x024 Audio ADC Digital Input Offset control..............119
0x02C Adjusted Audio ADC data value.......................119
0x030 Audio Reset (ARSTN) .......................................119
0x044 Video Decoder Status (VIN4 Input Video)........120
0x044 Video Decoder Status (VIN3 Input Video)........121
0x044 Video Decoder Status (VIN2 Input Video).........122
0x044 Video Decoder Status (VIN1 Input Video)........123
0x04C Audio Detection Status .....................................123
0x058 DEVICE ID.........................................................124
0x05C SUBSYSTEM....................................................124

5 Page





TW6816 arduino
TW6816
Format
NTSC-M
NTSC-Japan (1)
PAL-B, G, N
PAL-D
PAL-H
PAL-I
PAL-M
PAL-CN
SECAM
PAL-60
NTSC (4.43)
Table 1. Video Input Formats Supported by TW6816
Lines
Fields
Fsc
Country
525 60 3.579545 MHz
U.S., many others
525 60 3.579545 MHz
Japan
625 50 4.433619 MHz
Many
625 50 4.433619 MHz
China
625 50 4.433619 MHz
Belgium
625 50 4.433619 MHz
Great Britain, others
525 60 3.575612 MHz
Brazil
625 50 3.582056 MHz
Argentina
625
50
4.406MHz 4.250MHz
France, Eastern Europe,
Middle East, Russia
525 60 4.433619 MHz
China
525 60 4.433619 MHz
Transcoding
Notes: (1). NTSC-Japan has 0 IRE setup.
Component Processing
Luminance Processing
The TW6816 adjusts brightness by adding a programmable value (in register BRIGHTNESS) to the Y signal. It
adjusts the picture contrast by changing the gain (in register CONTRAST) of the Y signal.
The TW6816 video decoder also performs a coring function. It can force all values below a certain level,
programmed in the Coring Control Register, to zero. This is useful because human eyes are sensitive to
variations in nearly black images. Changing levels near black to true black, can make the image appears clearer.
Sharpness
The TW6816 also provides a sharpness control function through control registers. It provides the control in 16
steps up to +12db. The center frequency of the enhancement curve is around 3.5Mhz. It also provides a high
frequency coring function to minimize the amplification of high frequency noise. The coring level is adjustable
through the Coring Control register. The same function can also be used to soften the images. This can be used
to provide noise reduction on noisy signal.
To further enhance the image, a programmable vertical peaking function is provided for up to +6db of
enhancement. A programmable coring level can be adjusted to minimize the noise enhancement.
11

11 Page







PáginasTotal 30 Páginas
PDF Descargar[ Datasheet TW6816.PDF ]




Hoja de datos destacado

Número de piezaDescripciónFabricantes
TW68164-CH Audio/Video DecodersIntersil
Intersil

Número de piezaDescripciónFabricantes
SLA6805M

High Voltage 3 phase Motor Driver IC.

Sanken
Sanken
SDC1742

12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.

Analog Devices
Analog Devices


DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.


DataSheet.es    |   2020   |  Privacy Policy  |  Contacto  |  Buscar